



## Power management for automotive vision and radar systems


**VFQFPN-48 (7x7 mm)**

### Features

- AEC-Q100 qualified 
- Pre SMPS BUCK regulator, adjustable via OTP to 1.0 V, 1.1 V, 1.2 V, 1.35 V, 1.5 V, 3.3 V, 3.6 V, 5.0 V at 1.35/2.6 A min peak current limit, 0.4/2.4 MHz
- Post SMPS BOOST regulator, adjustable via OTP to 5.0 V at 0.3 A max load current, 7.0 V at 0.2 A max load current, 2.4 MHz
- Post Linear regulator LDO, adjustable via OTP to 1.2 V, 1.25 V, 1.3 V, 1.8 V, 2.5 V, 2.8 V, 3.3 V, 5.0 V at 300/600 mA max load current
- Precise Voltage reference, adjustable via OTP to 1.8 V, 2.5 V, 3.3 V, 4.1 V at 20 mA max load current
- SPI interface with CRC
- Programmable slew rate/soft start
- Voltage supervisors
- Spread frequency spectrum
- Reset and reset sensitivity list
- Adjustable window watchdog supervisors
- Programmed power up phase via OTP
- Short circuit protected outputs and Fault detection pin to Microcontroller
- Low external components number
- Thermal shutdown junction temperature 175 °C

#### Product status link

[STPM066S](#)

#### Product summary

Order code	Package	Packing
STPM066S-V0Y	VFQFPN-48	Tray
STPM066S-V0T		Tape and reel

### Description

STPM066S is a multiple voltage regulator composed by one battery compatible BUCK pre-regulator, one BOOST, one LDO and a precise voltage reference regulator. All the regulators have internal power switches.

OTP (One Time Programmable) cells are used for the main device parameters programming (output voltages and currents, switching frequencies) and to configure the power up sequence.

An SPI interface can be used to enable or disable the single voltage regulators, for diagnostic information and to program internal blocks parameters (monitor and Power Good thresholds, slew rate, etc.).

The device offers a set of features to support applications that need to fulfill functional safety requirements as defined by Automotive Safety Integrity Level (ASIL) A-B-C-D.

# 1 Overview

STPM066S is a multichannel voltage regulator easy to use, able to offer flexibility, together with a set of features that make it compliant to car passenger applications that require functional safety. The product includes input and output monitors, independent band-gaps, ground loss monitors, internal compensation networks, that also help to reduce the BOM, digital and analog BIST, fault pin.

STPM066S provides 4 different power rails. A battery-compatible regulator with integrated MOS that can be used as a pre-regulator for currents up to about 2.6 A. One boost that can be used to supply, for example, a CAN bus, one linear regulator and 1% accurate reference voltage for the microcontroller.

All output voltages can be selected via memory cells (OTP) that can be programmed before using the PMIC. This guarantees precision and safety, since output voltages are not susceptible to variations due to the external environment. It also contributes to reduce the number of external components. Through the OTP it is also possible to decide the switching frequency of some regulators, the current limitation and the system power-on sequence.

Programming can also be done at customer's production line.


There is also an SPI bus, used to program the PMIC and to communicate with the microcontroller. Through this bus it is possible to set overvoltage and undervoltage thresholds, enable the spread spectrum, select the soft start time, switch on/off some regulators when required and many other things. The SPI is also used to communicate the status of the regulators in case of fault, over-temperature or other events.

The maximum free run switching frequency of the bucks is 2.4 MHz, modifiable through external synchronization signals.

The PMIC can manage watchdog and reset signals.


## 1.1 Simplified block diagram

Figure 1. Simplified block diagram



## 1.2 Functional block diagram

Figure 2. Functional block diagram



\* A Schottky diode is needed. A 100 V, min 2 A forward current diode, is strongly suggested.

## 2 Pins description

Figure 3. Pin out (top view)




Table 1. Pin description and functions

No.	Pin name	Pin type	Description
1	REF	O	Accurate reference voltage output
2	VBAT1	S	Battery voltage for inner reference
3	N.C.	-	-
4	N.C.	-	-
5	N.C.	-	-
6	N.C.	-	-
7	N.C.	-	-
8	N.C.	-	-
9	DGND	G	Digital GND
10	N.C.	-	-
11	N.C.	-	-
12	N.C.	-	-
13	N.C.	-	-
14	Debug	I	Device debug. Connect to ground when not used
15	N.C.	-	-

No.	Pin name	Pin type	Description
16	N.C.	-	-
17	N.C.	-	-
18	DGND	G	Digital GND
19	N.C.	-	-
20	N.C.	-	-
21	AGND	G	Analog GND
22	N.C.	-	-
23	N.C.	-	-
24	N.C.	-	-
25	WKUP	I	Wake up input. Internal 200 kΩ pull-down
26	PH_BOOST	O	BOOST switching node
27	PGND_BOOST	G	BOOST power ground
28	VRBOOST_S	I	BOOST regulated voltage output (to internal voltage monitors)
29	COMP	I/O	BUCK Error Amplifier compensation network
30	VRBUCK_S	I	BUCK regulated voltage output (to internal voltage monitors)
31	PGND_BUCK	G	BUCK Power ground
32	PH_BUCK	O	Switching node BUCK
33	VBAT2	S	Input voltage supply for BUCK
34	BST	I/O	Boot-strap capacitor to supply BUCK high-side MOS gate-driver circuitry
35	SYNCIN	I	PWM input frequency for synchronization purpose. Internal current pull-down
36	SYNCOUT	O	PWM output frequency of inner 2.4M oscillator, or SYNCIN if used
37	WDI	I	Watchdog input. WDI is trigger input from MCU. Internal current pull-down
38	CSN	I	SPI: chip select (not) input. Internal current pull-up
39	DI	I	SPI: serial data input. Internal current pull-down
40	CLK	I	SPI: serial clock input. Internal current pull-down
41	DO	OD	SPI: serial data output (open drain)
42	RESET_B	OD	Reset
43	FAULT	OD	Fault pin detection to MCU
44	DGND	G	Digital GND
45	SGND	G	Signal ground for low noise circuitry
46	AGND	G	Analog GND
47	LDO	O	Linear regulated output
48	VSLDO	S	Input voltage supply for LDO

**Note:** N.C. means the pins are not internally bonded.

### 3 Electrical specifications

#### 3.1 Absolute maximum ratings & operating voltage

**Table 2. Absolute maximum ratings & operating voltage**

Pin name	Absolute maximum rating			Operating voltage		
	Min	Max	Unit	Min	Max	Unit
VBAT1	-0.3	42	V	-0.3	32	V
SGND	-0.3	0.3	V	0	0	V
AGND	-0.3	0.3	V	0	0	V
DGND	-0.3	0.3	V	0	0	V
REF	-0.3	6.5	V	-0.3	5.5	V
VSLDO	-0.3	13	V	-0.3	6	V
LDO	-0.3	7	V	-0.3	6	V
WKUP	-0.3	42	V	-0.3	32	V
RESET_B	-0.3	6.5	V	-0.3	5.5	V
WDI	-0.3	6.5	V	-0.3	5.5	V
CSN	-0.3	6.5	V	-0.3	5.5	V
CLK	-0.3	6.5	V	-0.3	5.5	V
DI	-0.3	6.5	V	-0.3	5.5	V
DO	-0.3	6.5	V	-0.3	5.5	V
FAULT	-0.3	6.5	V	-0.3	5.5	V
SYNCOUT	-0.3	4.6	V	-0.3	3.6	V
SYNCIN	-0.3	6.5	V	-0.3	5.5	V
PGND	-0.3	0.3	V	-0.3	0.3	V
VBAT2	-0.3	42	V	-0.3	32	V
BST	PH2-0.3	PH2+4.6	V	PH2-0.3	PH2+3.6	V
PH_BUCK	-1	42	V	-1	32	V
VR_BUCK_S	-0.3	6.5	V	-0.3	5.5	V
PH_BOOST	-0.3	9	V	-0.3	8	V
VRBOOST_S	-0.3	13	V	-0.3	7.5	V
PGND_BOOST	-0.3	0.3	V	-0.3	0.3	V
Debug	-0.3	42	V	-0.3	20	V
COMP	-0.3	4.6	V	-0.3	3.6	V

## 3.2 Thermal data

### 3.2.1 Thermal resistance

**Table 3. Operation junction temperature**

Symbol	Parameter	Board	Value unit	Unit
R <sub>th j-a-2s</sub>	Thermal resistance junction-to-ambient	2s	66	°C/W
R <sub>th j-a-2s2p</sub>		2s2p	32	°C/W
R <sub>th j-a-2s2pv</sub>		2s2p+vias	26	°C/W
R <sub>th j-case</sub>	Thermal resistance junction-to-case		2.2	°C/W

### 3.2.2 Thermal warning and protection

**Table 4. Temperature thresholds**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
T <sub>SD_TH</sub>	Thermal Shutdown	–	160	175	190	°C
T <sub>SD_hys</sub>		Hysteresis	0.5	4	8	°C
T <sub>OT_THx (x=1-7)</sub>	Over temperature warning	–	140	155	170	°C
T <sub>OT_hysx (x=1-7)</sub>		Hysteresis	3	7	11	°C
T <sub>SD_filter</sub>	Thermal Filter time	–	–	16	–	µs
T <sub>j</sub>	Junction temperature	T <sub>j</sub>	-40		150	°C
T <sub>stg</sub>	Storage temperature	T <sub>stg</sub>			150	°C

According to the below formula and considering T<sub>SD\_TH</sub> thermal shutdown minimum threshold at 160 °C, the maximum suggested power dissipation is:

$$P_{DISS\_suggested} = (T_{SHD} - T_{AMB}) / R_{THJ-A}$$

**Table 5. Maximum suggested power**

Symbol	T <sub>amb</sub> 125 °C	T <sub>amb</sub> 105 °C	T <sub>amb</sub> 80 °C
R <sub>th j-a-2s</sub>	0.53 W	0.9 W	1.2 W
R <sub>th j-a-2s2p</sub>	1.1 W	1.8 W	2.6 W
R <sub>th j-a-2s2pvias</sub>	1.35 W	2.3 W	3.2 W

### 3.3 Electrical characteristics

$V_{BAT1}$ ,  $V_{BAT2}$  = 14 V typ, 16 V max,  $T_{amb}$  = -40 °C to 125 °C, unless otherwise specified.

**Table 6. Electrical characteristics**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
<b>General characteristics</b>						
$V_{BAT1}$	Car domain operating range	-	4	14	32 <sup>(1)</sup>	V
$V_{BAT2}$	Car domain operating range	-	4	14	32 <sup>(1)</sup>	V
$I_{STANDBY1}$	STANDBY mode total current consumption on VBAT	All regulators off, $V_{BAT1}$ = 14 V, non-supply inputs floating, current consumption from the supplies	-	-	50	μA
$I_{STANDBY2}$	STANDBY mode total current consumption on VSBUCK	All regulators off, $V_{VSBUCK}$ = 14 V, non-supply inputs floating, current consumption from the supplies	-	-	1	μA
$I_{ACTIVE}$	ACTIVE mode total current consumption	BUCK only, $V_{VBAT1-VBAT2}$ = 14 V	-	10	-	mA
$I_{ACTIVE\_ALL}$	ACTIVE mode total current consumption	All regulators ON, $V_{VBAT1-VBAT2}$ = 14 V,	-	40	-	mA
$SR_{VBAT1-2\_UP}^{(2)}$	Rising supply voltage slew rate on $V_{BAT1}$ and $V_{BAT2}$	-	-	-	35	kV/s
<b>Supply monitors</b>						
$V_{UV}$	Under-voltage threshold for $V_{BAT1}$ and $V_{BAT2}$	Supply decreasing	5.3	5.8	6.3	V
$V_{UV\_HYS}$	Under-voltage hysteresis	-	-	0.2	0.4	V
$V_{OK}$	OK threshold for VBAT2	Supply increasing	5.5	6	6.5	V
$V_{OK\_HYS}$	OK-voltage hysteresis for VBAT2	-	-	0.2	0.4	V
$V_{OV}$	Over-voltage threshold for VBAT2	Supply increasing	30	32	34	V
$V_{OV\_HYS}$	Over-voltage hysteresis	-	-	2	2.4	V
$t_{UVOV\_filter}$	Over/under voltage filter time	-	12	16	-	μs
$V_{RESETB}$	RESETB pin low output voltage	$I_{RESET} = 1$ mA	-	0.1	0.2	V
$T_{RESETB}$	RESETB pulse duration	-	4	10	16	μs
$V_{FAULT}$	FAULT pin low output voltage	$I_{FAULT} = 1$ mA	-	0.1	0.2	V
<b>Power on reset</b>						
$V_{POR\_R}$	$V_{BAT1}$ threshold	$V_{BAT1}$ rising	3	3.4	3.8	V
$V_{POR\_F}$	$V_{BAT1}$ threshold	$V_{BAT1}$ falling	2.8	3.2	3.6	V
<b>Oscillator</b>						
$f_{osc}$	Oscillator frequency	-	4.08	4.8	5.52	MHz
$f_{IN}$	Input frequency at SYNCIN pin	-	1.8	-	2.76	MHz
$V_{H\_SYNC}$	SYNCIN high threshold	-	2.1	-	-	V
$V_{L\_SYNC}$	SYNCIN low threshold	-	-	-	1	V



Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
<b>BUCK</b>						
$V_{BUCK}$	Input voltage range	-	4	-	32	V
$V_{BUCK}$	Output voltage (no load, static)	BUCK CFG vsel<2:0> = 000	-2%	5.0	+2%	V
		BUCK CFG vsel<2:0> = 001		3.6		V
		BUCK CFG vsel<2:0> = 010		3.3		V
		BUCK CFG vsel<2:0> = 011		1.5		V
		BUCK CFG vsel<2:0> = 100		1.35		V
		BUCK CFG vsel<2:0> = 101		1.2		V
		BUCK CFG vsel<2:0> = 110		1.1		V
		BUCK CFG vsel<2:0> = 111		1.0		V
$t_{on\_min}$	Min $T_{on}$ internal FET	-	-	120	180	ns
$t_{refresh}$	Refresh time	-	-	10	12	$\mu$ s
$t_{off\_min}$	Min $T_{off}$ internal FET	-	-	80	110	ns
$PG/V_{out\_buck}$	Powergood vs $V_{out\_buck}$	-	91	-	97	%
$F_{SW}$	Free running frequency	BUCK CFG freqsel<4> = 0	0.34	0.4	0.46	MHz
		BUCK CFG freqsel<4> = 1	2.04	2.4	2.76	MHz
$\Delta V_{LINER-LOADR\_VBUCK}$	Static line + load regulation	$V_{IN} = 6\text{ V to }32\text{ V}$ , $V_{OUT} = V$ $I_{Load} = 0.3\text{ A to }1.8\text{ A}$	-1	0.45	+1	%
$I_{LIMIT}$	Peak switching current limitation	BUCK CFG cursel<3> = 0	1.35	1.8	2.3	A
		BUCK CFG cursel<3> = 1	2.5	3.3	4.2	A
$R_{onHS}$	High side switch on resistance	-	-	120	190	m $\Omega$
$R_{onLS}$	Low side switch on resistance	-	-	110	190	m $\Omega$
$\eta^{(4)}$	Efficiency	$F_{SW} = 400\text{ kHz}$ , $V_{IN} = 14\text{ V}$ , $V_{OUT} = 5\text{ V}/3.3\text{ V}$ , $I_{load} = 2\text{ A}$	-	86	-	%
		$F_{SW} = 2.4\text{ MHz}$ , $V_{IN} = 5\text{ V}$ , $V_{OUT} = 3.3\text{ V}$ , $I_{load} = 1\text{ A}$	-	88	-	%
$t_{SOFTSTART\_BUCK}$	Soft start time when start up, $V_{ref}$ from 0 V to 1 V	BUCK_SSCLK_SEL<10:9> = 00 default	0.35	0.45	0.5	ms
		BUCK_SSCLK_SEL<10:9> = 01	0.8	1.1	1.4	ms
		BUCK_SSCLK_SEL<10:9> = 10	1.7	2.2	2.7	ms
$F_{spread\_BUCK2}$	Spread spectrum range	$F_{sw} = 400\text{ kHz}$	-20	-	20	%
		$F_{sw} = 2.4\text{ MHz}$	-4	-	4	%
$t_{SR\_PH}^{(4)}$	Output stage slew rate when $F_{SW} = 400\text{ kHz}$	$V_{IN} = 14\text{ V}$ , $I_{load} = 1.8\text{ A}$ , $V_{OUT} = 3.3\text{ V}$ BUCK_OUTPUT_SR<5:4> = 00	-	10	-	ns
		BUCK_OUTPUT_SR<5:4> = 01	-	20	-	ns
	Output stage slew rate when $F_{SW} = 2.4\text{ MHz}$	$V_{IN} = 5\text{ V}$ , $I_{load} = 1\text{ A}$ , $V_{OUT} = 3.3\text{ V}$	-	10	-	ns
<b>BOOST</b>						
$V_{IN\_BOOST}$	Input voltage range	-	3.0	-	5.5	V
$I_{LEAKAGE}$	Leakage current	No load	-	-	1	mA
$V_{BOOST}$	Output voltage	BOOST CFG vsel<0> = 0	-2%	5	+2%	V

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{BOOST}$	Output voltage	BOOST CFG vsel<0> = 1	-2%	7	+2%	V
$I_{BOOST\_limit}$	Switch current limitation	-	500	-	-	mA
$F_{SW\_BOOST}$	Switching frequency	-	2.04	2.4	2.76	MHz
$PhS_{BOOST}$	Phase shift to BUCK	-	-	270	-	deg
$F_{spread\_BOOST}$	Spread spectrum range	$F_{SW} = 2.4$ MHz	-4%	-	4%	* $f_{SW}$
$\Delta V_{LINER-LOADR\_BOOST}$	Static line + load regulation, absolute value	$I_{LOAD} = 15$ to 135 mA	-0.2	-	0.2	%
$\Delta V_{VBOOST/VBOOST}^{(4)}$	Undershoot and overshoot	Load = 15 mA to 90 mA to 15 mA and 90 mA to 135 mA to 90 mA	-2.8	-	2.3	%
$t_{SS\_BOOST}$	Soft start time (SPI reg)	BOOST_SSCLK_SEL<10:9> = 00 default	0.35	0.45	0.55	ms
		BOOST_SSCLK_SEL<10:9> = 01	0.8	1.1	1.4	ms
		BOOST_SSCLK_SEL<10:9> = 10	1.7	2.1	2.5	ms
$I_{boost}$	Current in active mode	Active mode, no load	-	-	1	mA
$PG/V_{out\_boost}$	Powergood vs $V_{out\_boost}$	-	91.5	-	98.5	%
$RDS_{ON\_BOOST}$	LS $RDS_{ON}$	-	-	400	700	m $\Omega$
$\eta_{BOOST}^{(4)}$	Efficiency	$F_{SW} = 2.4$ MHz, $V_{IN} = 3.3$ V, $V_{OUT} = 5$ V, Load = 135 mA	-	87	-	%
<b>LDO</b>						
$V_{SLDO}$	Input voltage range	$I_{LOAD\ max} = 300$ mA	1.7	-	6	V
		$I_{LOAD\ max} = 600$ mA	1.8	-	6	V
$V_{LDO}$	Output voltage	OTP = 000	-2%	5.0	+2%	V
		OTP = 001		3.3		V
		OTP = 010		2.8		V
		OTP = 011		2.5		V
		OTP = 100		1.8		V
		OTP = 101		1.3		V
		OTP = 110		1.25		V
		OTP = 111		1.2		V
$I_{load}$	Load current range	OTP = 0	1	-	300	mA
$I_{load}$	Load current range	OTP = 1	1	-	600	mA
$V_{drop}$	$I_{out} = 600$ mA	-	-	-	0.6	V
$C_{load}$	-	-	10	-	-	$\mu$ F
$C_{ESR}$	-	-	-	-	100	m $\Omega$
<b>VREF</b>						
$V_{REF}$	REF Output voltage, $I_{VREF} = 5$ mA	VREF CFG vsel<1:0> = 00	-1%	1.8	+1%	V
		VREF CFG vsel<1:0> = 01	-1%	2.5	+1%	V
		VREF CFG vsel<1:0> = 10	-1%	3.3	+1%	V
		VREF CFG vsel<1:0> = 11	-1%	4.1	+1%	V
$I_{load}$	Load current range	-	1	-	20	mA
$\Delta V_{LINER-LOADR\_VREF}$	Static line + load regulation, absolute value	-	-	-	0.2	%

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
I <sub>REF_TOT</sub>	Reference voltage current limit	-	23	35	-	mA
C <sub>VREF</sub>	VREF load capacitor	-	0.22	-	-	μF
C <sub>ESR</sub>	Load capacitor ESR	-	-	-	30	mΩ
T <sub>oc_filter</sub>	Filter for over current flag of VREF	-	-	4	-	ms
<b>SYNC IN/OUT</b>						
V <sub>SYNCOU<sub>L</sub></sub>	Output low level	I <sub>SYNCOU<sub>T</sub></sub> = -1 mA	-	-	0.2	V
V <sub>SYNCOU<sub>H</sub></sub>	Output high level	I <sub>SYNCOU<sub>T</sub></sub> = 200 μA	3.0	-	3.5	V
C <sub>SYNCOU<sub>T</sub></sub>	Pin capacitance inside silicon	(3)	-	10	15	pF
C <sub>L</sub>	Load capacitor at application level	(4)	-	-	200	pF
T <sub>r_SYNCOUT</sub>	SYNCOUT rising time	Syncin = 2 MHz, no load, slope 0.5 V - 2.5 V	-	10	20	ns
T <sub>f_SYNCOUT</sub>	SYNCOUT falling time	Syncin = 2 MHz, no load, slope 2.5 V - 0.5 V	-	4	8	ns
T <sub>SYNCOUT</sub>	SYNCOUT cycles/seconds	Aligned with SYNCIN frequency range	-	-	370	ns
T <sub>delay_SYNC_in-out</sub>	Delay between SYNCIN rising edge and SYNCOUT rising edge	No load on SYNCOUT pin	-	-	20	ns
DC <sub>SYNCIN</sub>	Duty cycle of SYNCIN	-	30%	-	70%	
T <sub>det</sub>	SYNCIN rising edge detection time	SYNCIN frequency > 1.6 MHz.	10	14	18	μs
<b>ADC</b>						
t <sub>con</sub> (3)	Conversion time	-	-	6	-	μs
f <sub>ADC</sub> (3)	Clock frequency (see f <sub>osc</sub> )	-	4.08	4.8	5.52	MHz
V <sub>ref</sub>	Vref ADC voltage	-	1.96	2	2.04	V
TUE <sub>ADC</sub>	Total unadjusted error	200 mV to 1.6 V range	-18	-	18	LSB
<b>WKUP</b>						
V <sub>WAKE_ON</sub>	-	-	3	-	4	V
V <sub>WAKE_OFF</sub>	-	-	2	-	3	V
I <sub>LEAK_WKUP</sub>	Leakage current	V <sub>WKUP</sub> = 5 V, active mode	10	-	40	μA
t <sub>WAKE_filter</sub>	-	-	-	65	-	μs
R <sub>PD_WAKE</sub>	Internal pull-down resistor	-	-	220	-	kΩ
T <sub>wk_rec</sub> (SPI reg)	WKUP high duration in REC	TWK_REC<3:2> = 00 default	8	10	11	ms
		TWK_REC<3:2> = 01	17	20	22	ms
		TWK_REC<3:2> = 10	26	30	33	ms
		TWK_REC<3:2> = 11	35	40	44	ms
<b>GND loss comparator</b>						
V <sub>GL_TH</sub>	GND loss threshold	SGND to PGNDx	0.17	0.26	0.35	V
t <sub>GL_filter</sub>	GND loss filter	-	-	16	-	μs
<b>Power output UV/OV monitor</b>						
V <sub>UV_L</sub>	Under voltage threshold at falling edge of output (as % of typical output voltage)	SPI bit = 0 (default)	-	91	-	%

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V <sub>UV_L</sub>	Under voltage threshold at falling edge of output (as % of typical output voltage)	SPI bit = 1	-	86	-	%
VUV_HYS	Hysteresis of UV	-	-	2	3	%
VOV_H_BUCK VOV_H_BOOST, LDO VOV_H_VREF	Over voltage threshold at rising edge of output (as % of typical output voltage)	BUCK_XTH<2> = 0 BOOST_XTH<2> = 0 VREF_XTH<1> = 0 (default)	-3.5	107 108 108	+3.5	%
VOV_H_BUCK VOV_H_BOOST, LDO VOV_H_VREF	Over voltage threshold at rising edge of output (as % of typical output voltage)	BUCK_XTH<2> = 1 BOOST_XTH<2> = 1 VREF_XTH<1> = 1	-3.5	112 113 113	+3.5	%
VOV_HYS	Hysteresis of OV	-	-	2	3	%
t <sub>UV_filter, BOOST, V<sub>ref</sub></sub>	Under voltage threshold filter time	-	-	16	-	µs
t <sub>OV_filter, BOOST, V<sub>ref</sub></sub>	Over voltage threshold filter time	-	-	16	-	µs
t <sub>UV_filter_BUCK</sub>	Under voltage threshold filter time	-	-	40	-	µs
t <sub>OV_filter_BUCK</sub>	Over voltage threshold filter time	-	-	40	-	µs
<b>Power Good</b>						
V <sub>PG</sub>	PGx Threshold as % of typical output voltage	SPI bit = 0 (default)	-	95	99	%
V <sub>PG</sub>	PGx Threshold as % of typical output voltage	SPI bit = 1	-	90	94	%
t <sub>GLITCH_PG</sub>	Glitch Filter Time for PG	-	-	60	-	µs
<b>Watchdog trigger time</b>						
V <sub>HWDI</sub>	WDI pin threshold high	-	2.3	-	-	V
V <sub>LWDI</sub>	WDI pin threshold low	-	-	-	1	V
T <sub>LW</sub>	Long open window	-	160	200	240	ms
T <sub>EFW1</sub>	Early Failure Window 1	WD_TWING<1:0> = 00	-	-	6.4	ms
T <sub>LFW1</sub>	Late Failure Window 1	WD_TWING<1:0> = 00	15.6	-	-	ms
T <sub>SW1</sub>	Safe Window 1	WD_TWING<1:0> = 00	7.8	-	12.7	ms
T <sub>EFW2</sub>	Early Failure Window 2	WD_TWING<1:0> = 01	-	-	12.7	ms
T <sub>LFW2</sub>	Late Failure Window 2	WD_TWING<1:0> = 01	31.1	-	-	ms
T <sub>SW2</sub>	Safe Window 2	WD_TWING<1:0> = 01	15.6	-	25.5	ms
T <sub>EFW3</sub>	Early Failure Window 3	WD_TWING<1:0> = 10	-	-	25.5	ms
T <sub>LFW3</sub>	Late Failure Window 3	WD_TWING<1:0> = 10	62.2	-	-	ms
T <sub>SW3</sub>	Safe Window 3	WD_TWING<1:0> = 10	31.1	-	50.9	ms

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
T <sub>EFW4</sub>	Early Failure Window 4	WD_TW<1:0> = 11	-	-	50.9	ms
T <sub>LFW4</sub>	Late Failure Window 4	WD_TW<1:0> = 11	124.4	-	-	ms
T <sub>SW4</sub>	Safe Window 4	WD_TW<1:0> = 11	62.2	-	101.8	ms
T <sub>DWR</sub>	Delay between WD trigger fault and reset low	-	-	-	800 <sup>(4)</sup>	ns

1. *STPM066S is compatible with car passenger battery. It works up to a continuous operating voltage of 19 V and remains active up to 32 V.*
2. *Application information.*
3. *Guaranteed by design*
4. *Guaranteed by bench tests*

## 4 Functional description

### 4.1 Programming by OTP

OTP cells are used to program all regulators output voltages and run frequencies, together with additional device features. Programmable values are:

- BUCK output values : 5.0 V, 3.6 V, 3.3 V, 1.5 V, 1.35 V, 1.2 V, 1.1 V or 1.0 V (3 bits)
- BUCK current limit value: 1.35 A or 2.6 A (1 bit)
- BUCK free running frequency: 0.4 or 2.4 MHz (1 bit)
- LDO output values : 5.0 V, 3.3 V, 2.8 V, 2.5 V, 1.8 V, 1.3 V, 1.25 V or 1.2V (3 bits)
- LDO output current limitation: 300 or 600 mA (1 bit)
- BOOST output voltage: 7.0 V or 5.0 V (1 bit)
- VREF output voltage: 4.1 V, 3.3 V, 2.5 V or 1.8 V (2 bits)
- Watchdog selection: by WDI pin or through SPI (2 bits)
  - if OTP "WD\_cfg" bits is "00" or "01": Use watchdog;
  - if OTP "WD\_cfg" bits is "10" : No watchdog;
  - if OTP "WD\_cfg" bits is "11": Use SPI as watchdog;
- Effect of WD failure on FSM. If SPI\_WD\_REC\_en=0 and OTP\_WD\_REC\_en=0, a WD failure asserts RESET\_B but not FSM: the device keeps active state with regulators running. If one of these bits is "1", RESET\_B is asserted and FSM goes to REC state.
- Disabling or activation of a voltage regulator through the SPI
- Regulators turning on order after the BUCK (2 bits per each regulator)
- Regulators turning on delay after Power Good of the previous regulator: 0, 2, 5 or 10 ms (2 bits)
- Reset activation after Power Good signal of a specific regulator (3 bits), with the possibility to add a delay from 0 (no delay) to 10 ms (2 bits)
- Reset activation by the over-voltage of regulators in reset activation list (1 bit)

The approach used in the STPM066S device is the following:

- STPM066S OTP cells must be programmed before the first device turning on:
  - No default status is present for OTP programmed parameters
  - Customer can program OTP by himself
- If all OTP cells are not written, the device automatically moves to OTP program mode.
- OTP programming can be done only one time:
  - It is not possible an additional writing procedure after the first one:
    - 3 bits stored inside OTP means OTP written (USR Area Protection)
  - If the OTP programming procedure fails or it is wrong, the device is discarded

If a regulator is not used (disabled), it is recommended to set to "0" its enable and SeqId (post regulator activation) bits. PGNDx and VBOOST pins should be connected to ground, while other pins can be left floating.

### 4.2 Voltage regulators and features description

#### 4.2.1 Pre-regulator BUCK

The BUCK regulator operates using constant frequency peak current mode control. It works as Main BUCK pre-regulator enabled by WKUP pin signal. The input voltage (VBAT2) is compatible with battery level (up to 32 V) and the overvoltage detection of VBAT2 (typ 32 V, available via SPI and enabled by default) can be disabled via SPI (enable by default condition). The switching frequency is set via OTP to 0.4/2.4 MHz with the possibility to have Spread Spectrum (enabled by default and disabled via SPI). Output voltage is programmed with internal OTP cells to 8 possible values (5.0 V, 3.6 V, 3.3 V, 1.5 V, 1.35 V, 1.2 V, 1.1 V or 1.0 V). Over current protection is set via OTP to 1.35 or 2.5 A min peak. Soft start time and power stage driver slew rates (change in  $T_{rise}$  and  $T_{fall}$ ) can be independently set via SPI. Compensation network is external.

The BUCK regulator provides the following diagnostics:

- Monitor of the output voltage by an independent circuit for UV/OV detection: thresholds are set via SPI.
- Monitor of the Power Good thresholds is set via SPI but the information is not available on the bus in active mode.
- Over Current Protection (with 2 selectable values by OTP) on High Side FET.
- Over Temperature detection by a local thermal sensor.
- PGND\_BUCK loss detection. An external schottky diode is necessary to protect the power stage in case of ground loss.

BUCK fault management:

- If a UV/OV fault occurs then Fault pin is asserted and the corresponding fault bit is set inside the SPI register, where it can be read and cleared. RESET\_B is always asserted in case of UV. In case of OV, it is possible to enable or disable the reset for all regulators together by OTP. The reset moves the device to REC state.
- If OT occurs, the power stage is switched OFF with a 16  $\mu$ s filter time. The output decreases until UV is detected. The regulator goes in REC state and can restart only when OT flag is reset. The corresponding SPI bit is set and FAULT pin is asserted.
- The over current limitation is a cycle by cycle protection: when a fault happens, the corresponding fault bit (Buck\_OC\_STAT) is set inside the SPI register. This bit is stored and, after 7 consequent detection cycles, the FAULT pin is asserted. When the current is limited, the voltage is lower than the expected value, but the regulator is able to operate normally, also with the fault bit stored.
- If PGND\_BUCK ground loss occurs, all regulators are turned OFF, FAULT and RESET\_B pins are asserted and the device goes back to REC state. Until the fault is present any tentative of turning on the regulator is ignored.

If this regulator is disabled and not used, VRBUCK\_S and PGND\_BUCK pins should be connected to ground.

#### 4.2.2

### BOOST

The BOOST regulator is a converter running at 2.4 MHz that provides a nominal voltage of 5 V or 7 V (selected via OTP). Spread Spectrum on PWM is enabled by default and disabled via SPI; a phase shift of 90° versus BUCK is internally generated. Soft start time is programmed via SPI. Compensation network is internal.

The BOOST regulator provides the following diagnostic:

- Monitor of the output voltage by an independent circuit for UV/OV detection.
- Monitor of the Power Good: thresholds status provided via SPI bit.
- Over Current Protection.
- Over Temperature detection by a local thermal sensor.
- PGND\_BOOST loss detection.

BOOST fault management:

- If a UV/OV fault occurs the FAULT pin is asserted and the fault bit is set in the SPI register, where it can be read and cleared.
- If OT occurs, the power stage is switched OFF with a 16  $\mu$ s filter time. The output decreases until UV is detected. The regulator goes in REC state and can restart only when OT flag is reset. The corresponding SPI bit is set and FAULT pin is asserted.
- The over current limitation is a cycle by cycle protection operating on internal Boost Low Side peak current. When a fault happens, the corresponding fault bit (Boost\_OC\_STAT) is set in the SPI register. The Boost switch is turned off for the actual cycle and the output voltage is lower than expected. This fault bit is stored and, after 7 consequent detection cycles, the FAULT pin is asserted. Diagnosis status (fault bit stored) doesn't affect the Boost behavior, then the normal Boost operation is recovered as soon as the peak-current returns below the OC threshold.
- If PGND\_BOOST ground loss occurs, the BOOST is turned OFF and FAULT pin is asserted. Until the fault is present and stored any tentative of turning on the regulator is ignored. The BOOST can be turned on again after the fault removal, and a Read & Clear cycle.

If this regulator is disabled and not used, VRBOOST\_S and PGND\_BOOST pins should be connected to ground.

### 4.2.3 LDO

LDO is a low drop out linear regulator with 8 programmable output voltages (5.0 V, 3.3 V, 2.8 V, 2.5 V, 1.8 V, 1.3 V, 1.25 V or 1.2 V) through OTP cell. The input voltage (VSLDO) is compatible with the BUCK output (up to 5.5 V).

The LDO regulator provides the following diagnostic:

- Programmable Over Current limitation in case of over-load or short to ground.
- Monitor of the output voltage is monitored by an independent circuit for UV/OV detection.
- Over Temperature detection by a local thermal sensor.

LDO Fault management:

- In case of OV, the power stage is turned off, the fault SPI bit is set and the FAULT pin is asserted. The power stage is turned on again after a Read & Clear cycle. RESET\_B is asserted if enabled by OTP, and it moves the device to REC state.
- In case of UV, the SPI bit is set and the FAULT pin is asserted. RESET\_B is asserted, according to OTP reset activation and power up sequence, and moves the device to REC state.
- If OT occurs, the LDO is switched OFF with a 16  $\mu$ s filter time. The output decreases until UV is detected. The regulator goes in REC state and can restart only when OT flag is reset. The corresponding SPI bit is set and FAULT pin is asserted.

### 4.2.4 VREF

STPM066S includes a 1% precise voltage reference output to supply a system ADC. Output voltage can be selected via OTP cell (4.1 V, 3.3 V, 2.5 V or 1.8 V).

VREF provides the following diagnostic:

- Over Current limitation in case of over-load or short to ground.
- Monitor of the output voltage by an independent circuit for UV/OV detection.

VREF Fault management:

- In case of OV, the power stage is turned off, the fault SPI bit is set and the FAULT pin is asserted. The power stage is turned on again after a Read & Clear cycle.
- In case of UV, the fault SPI bit is set and the FAULT pin is asserted.
- In case of OC on VREF for 4 ms, the SPI register fault bit is set and VREF turns off. The FAULT pin is asserted. VREF turns on again when OC is removed.

### 4.2.5 ADC

STPM066S includes an Analog to Digital converter (10 bit SAR) to provide via SPI a digital information on internal local thermal sensors (divided in Thermal Clusters), VBAT1 and VBAT2.

The voltages are provided sequentially by an analog multiplexer.

There are seven Thermal Clusters: three are dedicated to each regulator (TH3, TH5, TH6), three are spread over signal part (TH1, TH2, TH4) and one is dedicated to the center of the die (TH7):

- TH1: Center1 (signal part) Temperature Sensor
- TH2: Center2 (signal part) Temperature Sensor
- TH3: BUCK2 Temperature Sensor
- TH4: Center3 (signal part) Temperature Sensor
- TH5: BOOST Temperature Sensor (the related regulator is disabled)
- TH6: LDO Temperature Sensor (the related regulator is disabled)
- TH7: Center of Die Temperature Sensor

### 4.2.6 Wake up pin (WKUP)

The WKUP pin has an internal pulldown resistance. The maximum voltage this pin can sustain is limited to 40 V. A higher voltage compliance level in the application can be achieved by applying an external series resistor between the WKUP pin and the external wake-up signal.

- When the device is in STANDBY mode, it can be activated by a voltage above  $V_{WAKE\_ON}$  threshold, with a minimum duration of  $t_{WAKE\_FILTER}$ .



- The device can be moved to STANDBY mode, applying a voltage below  $V_{WAKE\_OFF}$  threshold, with a minimum pulse width of  $t_{WAKE\_FILTER}$ .

#### 4.2.7 Synchronizing pin (SYNC in/out)


The user can provide an external clock on SYNCIN pin (higher than 1.8 MHz) in order to change the switching frequency of the internal regulators (Buck and Boost).

In case an external clock is not provided, SYNCIN can be left floating (with inner pull-down resistor). All regulators work at their default switching frequency or, for the Buck, the frequency selected by OTP.

When a clock at  $f_{syncin}$  frequency is provided on SYNCIN pin:


- Boost works at  $f_{syncin}$  if  $f_{syncin} > 1.8$  MHz or 2.4 MHz (default switching frequency) if  $f_{syncin} < 1.2$  MHz.
- When the frequency of the Buck is set to 2.4 MHz by OTP, the Buck works at  $f_{syncin}$  if  $f_{syncin} > 1.8$  MHz or 2.4 MHz (default switching frequency) if  $f_{syncin} < 1.2$  MHz.
- When frequency of the Buck is set to 400 kHz by OTP, the Buck works at  $f_{syncin}/6$  if  $f_{syncin} > 1.8$  MHz or 400 kHz (default switching frequency) if  $f_{syncin} < 1.2$  MHz.

Figure 4. SYNC IN/OUT in Active mode



GADG1105180837PS

Figure 5. SYNCOUT output buffer




GADG1105180841PS

#### 4.2.8 Reset and Fault

In ACTIVE mode, a reset signal is generated by STPM066S at RESET\_B pin in case of UV, OV if enabled by OTP, PG loss on BUCK regulator and Watchdog failure (wrong trigger of WD). Every regulator that can issue a reset, moves the device to REC state. Reset behavior at Power Up phase is fully described in [Section 6 Device operating mode](#).

Figure 6. Reset circuit diagram in ACTIVE mode



GADG3105190937PS

A loss of ground (PGLOSS) asserts RESET\_B with the following rules:

1. if the regulator is disabled by OTP, PGLOSS cannot assert RESET\_B;
2. if the regulator is enabled by OTP, but it is not in the Reset Activation list, PGLOSS cannot assert RESET\_B;
3. if the regulator is enabled by OTP and it is in the Reset Activation list, no matter if it is disabled by SPI, PGLOSS can assert RESET\_B.

The undervoltage (UV) asserts RESET\_B with the following rules:

- if the regulator is disabled by OTP, UV cannot assert RESET\_B;
- if the regulator is enabled by OTP, but it is not in the Reset Activation list, UV cannot assert RESET\_B;
- if the regulator is enabled by OTP and it is in the Reset Activation list, but it is disabled by SPI, UV cannot assert RESET\_B;
- if the regulator is enabled by OTP, it is in the Reset Activation list, no matter if it is disabled by SPI, UV can assert RESET\_B.


The overvoltage (OV) asserts RESET\_B in a similar way as the undervoltage, with this additional condition:

- if OvRst\_EN is set to 0 through OTP, the OV cannot assert RESET\_B.

A FAULT signal is generated in active mode in case of a fault, as shown in Figure 7.

- "SPI\_parity\_fail" refers to SPI\_PAR\_FAIL, Bit2 of SPI fault STAT
- "PowerUp fault" is an error generated by regulators during power-up phase:
  - each regulator should complete its own power-up phase up to the power good signal within 20 ms
- "Digital\_Bist\_err" is an error generated by one of the following checks:
  - Buck clock generation
  - Logic diagnostics circuit
  - Main State Machine

**Figure 7. Fault function in active mode**



GADG3105190950PS

In order to avoid triggering RESET and FAULT during the soft start time, the UV is masked when regulators (BUCK, BOOST, LDO and VREF) are going to be enabled. The masking time is given by the following table.

**Table 7. UV masking time**

Regulator	Masking time (ms typ.)
BUCK and BOOST	5
LDO and VREF	0.5

### 4.2.9 Configurable watchdog and reset

During normal operation, the watchdog monitors the microcontroller within a programmable trigger cycle. When the device is in ACTIVE mode, which means the power up phase has been correctly performed and RESET\_B signal has been released, the watchdog is started with a timeout (long open window TLW ) to allow the microcontroller to run its own setup and then to start the window watchdog by setting an inner signal TRIG = 1. Subsequently, the micro controller has to serve the watchdog by providing the watchdog trigger bit TRIG within the safe trigger area TSW. The trigger time is configurable by SPI. A correct watchdog trigger signal immediately starts the next cycle. A wrong watchdog trigger causes a watchdog failure.


WDI signal can be ignored (by setting OTP bit) and SPI can be used as watchdog: in this case, a specific SPI register must be accessed and toggled by SPI within the watchdog window. If the register is not refreshed at the right time, a watchdog failure happens. In case of a watchdog failure, a RESET\_B is always asserted, and the device goes to REC mode or keeps in ACTIVE mode depending on the WD\_REC\_en OTP configuration.

If OTP\_WD\_REC\_en = 1 the device goes to REC mode in case of WD failure, and WD is no more active until the ACTIVE mode is reached.

If OTP\_WD\_REC\_en = 0, the device keeps in ACTIVE mode in case of WD failure, and WD is inactive for 280 ns (1 system clock cycle, not significant), then active again in Long open window, and RESET\_B asserts a small pulse (typ 8 μs). Moving SPI\_WD\_REC\_en = 1, the device behavior is the same as OTP\_WD\_REC\_en = 1. Configuration with OTP\_WD\_REC\_en = 0 is useful if voltages should be immediately active in order to initialize the system, regardless of the WD signal.

The following picture illustrates the watchdog behavior.

**Figure 8. Watchdog behavior**



WD is working when in ACTIVE mode and OTP bit is enabled

GAPG2306150737PS

The watchdog trigger time is configured by setting SPI. The change of this time is not limited to the Long Open Window. It can be changed also in "Window mode" state. However, it is suggested to write these bits only during the long window, in order to avoid watchdog failures. Besides, the first trigger time should be < TLW (160 ms), after that, next trigger should happen between (previous\_Trigger\_time + TSW\_min) and (previous\_Trigger\_time + TSW\_max).

Figure 9. Watchdog timing if  $WD\_REC\_en = 1$




Figure 10. Watchdog timing if  $WD\_REC\_en = 0$





Figure 11. Watchdog Early, Safe and Late window diagram



#### 4.2.10 Under-Voltage, Over-Voltage and Power-Good

All regulators are monitored and Power-Good, Over-Voltage and Under-Voltage information is provided through SPI.

One SPI bit allows to select between two threshold options for each regulator.

Over-voltage and Power-Good are checked when the signal is rising, the Under-Voltage is valid when the signal is falling.

#### 4.2.11 Temperature control and VBATx voltage through internal ADC

In order to provide an advanced on-chip temperature control, power outputs are grouped in 7 clusters with dedicated thermal sensors. The sensors are suitably located on the device (see Section 4.2.5 ADC). In case the temperature of a cluster reaches the thermal shutdown threshold, the event is written in the register, the fault pin is activated, and the single regulator is switched off (all other outputs remain active). In particular, what is described below takes place.

Thermal Cluster TH1: in case the temperature of TH1 reaches the thermal shutdown threshold, the device moves to REC mode. The corresponding SPI bit is set and the FAULT pin is asserted.

Thermal Clusters TH3 (buck), TH5 (boost), TH6 (Ido): in case the temperature reaches the thermal shutdown threshold, the single regulator is shut down. The power stage is switched OFF with a 16  $\mu$ s filter time. The output decreases and, when the UV is detected, the buck goes in REC state and can be restarted only when the OT flag is reset. The corresponding SPI bit is set and the FAULT pin is asserted. In case the thermal shutdown condition is suspended before the UV is detected, the regulator output turns on again. If the boost or the Ido is not enabled, in case its temperature reaches the thermal shutdown threshold, the corresponding SPI bit is set and the FAULT pin is asserted.

Thermal Clusters TH2, TH4: in case the temperature of a cluster reaches the thermal shutdown threshold the corresponding SPI bit is set and the FAULT pin is asserted.


Thermal Cluster TH7: in case the temperature of TH7 reaches the thermal shutdown threshold, the corresponding SPI bit is set and the FAULT pin is asserted.

In order to provide an advanced on-chip temperature control, power outputs are grouped in 4 clusters with dedicated thermal sensors. The sensors are suitably located on the device. In case the temperature of a cluster reaches the thermal shutdown threshold, the outputs assigned to this cluster are shut down (all other outputs remain active). The central cluster only asserts the FAULT pin. Each output cluster has a dedicated temperature warning and shutdown flag and the cluster temperature can be read out by SPI.

Next table shows voltages referred to ground and currents are assumed positive when the current flows into the pin.  $T_j = -40\text{ °C}$  to  $130\text{ °C}$ .

**Table 8. Temperature diode characteristics**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{TROOM1-4}$	$T_{SENSE}$ output voltage at $25\text{ °C}$	$T = 25\text{ °C}$		1.335		V
$TC_{TSENSE1-4}$	Temperature coefficient for $T_{SENSE}$ output voltage	$T = 25\text{ °C}$ ; $T = 130\text{ °C}$ ; $T = -40\text{ °C}$		-4		mV/K

**Figure 12. VTSENSE vs. temperature**


GADG1405181318PS

Cluster temperatures information is available in the SPI registers and can be calculated from the binary coded register value using the following formula:

$$Decimal = V_{TSENSE} \times \left( \frac{1024}{V_{REFADC}} \right) - 1 \quad (1)$$

$$V_{TSENSE} = V_{TROOM} + (T_j - 25) \times TC_{TSENSE} \quad (2)$$

Starting from the following values:

$$Decimal = \frac{(358.26 - T_j)}{0.488} \quad (3)$$

$$T_j = 358.26 - Decimal \times 0.488 \quad (4)$$

We can get this information:

$T = -40\text{ °C}$  → decimal code is 816 (0x330, read out from SPI register)

$T = 25\text{ °C}$  → decimal code is 683 (0x2AB, read out from SPI register)

Read out SPI register 0x330, means the decimal is 816 →  $T = -40\text{ °C}$

Read out SPI register 0x2AB, means the decimal is 683 →  $T = 25\text{ °C}$

VBATx can be read from 0 to 44 V:

$$Decimal = 23.27 \times V_{BATx}(x = 1,2) - 1 \tag{5}$$

$$V_{BATx} = \frac{decimal + 1}{23.27} \tag{6}$$

Example:

When the read out SPI register is 0x145, the decimal is 325 and VBAT1 = 14 V.

If the read out of SPI register is 0x28B, the decimal is 651 and VBAT1 = 28 V.

#### 4.2.12 Maximum Duty Cycle and Refresh Mode for Buck


The high-side N-channel MOSFET is turned on at the beginning of each clock cycle and kept on until the inductor current reaches its peak value as set by the regulation loop. Once the high side power is turned OFF, and after a small delay (shoot-through delay), the lower N-channel MOSFET is turned on until the start of the next clock cycle.

In dropout operation the high-side MOSFET can stay on 100%. To ensure the bootstrap capacitor is recharged, the buck low-side power is forced off time (140ns) per 4 cycles. It is called “refresh mode”. This forced OFF time limits the maximum duty cycle of the buck to:

$$D_{max} = 1 - f_{sw} \cdot t_{OFF} \cdot 0.25 \tag{7}$$

The actual maximum duty cycle varies with the switching frequency.

**Figure 13. Refresh mode in bucks**



#### 4.2.13 Frequency-Hopping Spread Spectrum

STPM066S features a pseudo-random spectrum for 2.4 MHz switching frequency, and a triangular spread architecture for 400 kHz switching frequency. The frequency shifts only by one step at each cycle to avoid large jumps in bucks and boost switching frequencies.



## 5 SPI format and register mapping

A 32-bit SPI bus is used for bi-directional communication with the microcontroller, for functional and test purpose. A write operation leads to a modification of the addressed data by the payload if a write access is allowed (e.g. control register, valid data). A read operation (based on previous communication request) shifts out the data present in the addressed register (out of frame data exchange protocol). Multislave operation is not supported. A Read & Clear Operation will lead to a clear of addressed status bits. The bits to be cleared are defined first by payload bits set to 0. The SPI word is represented in the below figure.

Figure 14. SPI word representation

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DI	RW	ADDRESS								RSV TM	CNT	DATA WRITE														CRC						
DO	SPI ERR	IERR	ADDRESS FBACK								DATA READ														CRC							

GAPG2306150958PS

In REC mode, SPI registers are NOT reset. Only SPI\_WDI is reset but in INIT mode or power\_down (when in POR).

Logic content is reset only by POR activation, once VBAT1 falls below POR threshold. WD\_TWAIN is not reset by a Reset command (or a WD fail) regardless of 'WD\_REC\_en' value.

### DI Stream:


- Bit 31: R/W flag. To select read (0) or write (1) operation
- Bit 30-23: SPI register address
- Bit 22: Test Mode flag
- Bit 21: Frame counter (0/1). After Power-on reset, this bit must be '0'. The bit must be toggled according to the previous SPI CNT bit.
- Bit 20-5: Data to be written at selected address
- Bit 4-0: CRC code

### DO Stream:

- Bit 31: Previous SPI communication Error (CRC error, Too long frame, Too short frame, frame count error, SPI error, CSN low time out)<sup>(\*)</sup>
- Bit 30:RSTB<sup>(\*)</sup>
- Bit 29: FAULT<sup>(\*)</sup>
- Bit 28:21: SPI register address (related to the previous transmission)
- Bit 20-5: Data read at selected address (related to previous transmission)
- Bit 4-0: CRC code

*Note:* <sup>(\*)</sup> bit 29 and bit 30 reflect the current status of RSTB pin and FAULT pin. Every time the relevant SPI register is accessed, an internal register will sample the current status of RSTB and FAULT pins, store them, then shift them out on SPI DO frame at next SPI access. If RSTB and Fault bits in ACTIVE mode are '1', it means there's no reset and no fault.

Figure 15. SPI diagram




DO is sampled by the microcontroller on CLK falling edge, DI is sampled by STPM066S on CLK falling edge. In case of writing operation selected, internal register is updated at CSN rising edge.

In the below figure SPI protocol is shown:

- 1<sup>st</sup> Frame: Write Access on RW Register X → Register X is updated at the end of the frame.
- After the update of register X, the data out shift register is updated too.
- 2<sup>nd</sup> Frame: Read Access → Register X with data Y is shifted out on MISO.
- Register X is not updated because the R/W bit is LOW.
- The data out shift register is updated with the same data.

Figure 16. SPI protocol diagram



To detect frame losses/non-refreshment, Bit21 of DI frame must have opposite values in sequential frames. If a static fault (stuck-at) or cross-talk occurs, the communication data received would not pass the CRC check and will be discarded: FAULT pin is asserted.

If SPI communication has some errors (no matter to which register), the write in data is discarded. In the next SPI communication, DO will automatically read out 0x1D register address and data-in order to give details on SPI error.

Table 9. Input CSN


Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V <sub>CSNLOW</sub>	Input voltage low level	Normal mode	–	–	1	V
V <sub>CSNHIGH</sub>	Input voltage high level	Normal mode	2.3	–	–	V
V <sub>CSNHYS</sub>	V <sub>CSNHIGH</sub> - V <sub>CSNLOW</sub>	Normal mode	0.2	0.4	–	V
I <sub>CSNPU</sub>	Internal pull up resistor	Normal mode	–	800	–	kΩ

**Table 10. Input CLK, DI**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{in\ L}$	Input low level	–	–	–	1	V
$V_{in\ H}$	Input high level	–	2.3	–	–	V
$V_{in\ Hyst}$	Input hysteresis	–	0.2	0.4	–	V
$I_{in}$	Pull down current at input	$V_{in} = 1.5\ V$	3	6.5	12	$\mu A$
$C_{in}$	Input capacitance at input pins CSN, CLK, DI	Guaranteed by design	–	–	15	pF
$f_{CLK}$	SPI input frequency at CLK	Writing / for Reading see note below.	–	–	1	MHz

**Application note:**

The setup and hold timings of the SPI Master have to be considered when selecting the maximum SPI CLK frequency. While the DI signal can switch up to 1 MHz, the DO pin is connected to an open drain structure, therefore the Rise and Fall times of the DO signal need to be calculated as a function of the Pull up resistor ( $R_{DO\_PullUp}$ ), the capacitive load ( $C_{DO\_load}$ ) and the input High Level and input Low Level thresholds of the SPI Master (see Figure 17).


**Figure 17. SPI Master**


The capacitive load is the sum of all the capacitance seen at DO pin, including PCB traces and other ICs. Rise time is given by equation Eq. (8), fall time by equation Eq. (9) (hypothesis of  $R_{DO\_PullUp} \gg R_{DO\_Switch}$ ).

$$t_{DO.rise} = -C_{DO.load} * R_{DO.PullUp} * \ln\left(1 - \frac{V_{in.HighLevel.uC\_Port}}{V_{PullUp.Supply}}\right) \quad (8)$$

$$t_{DO.fall} = -(R_{DO.switch} * C_{DO.load}) * \ln\left(\frac{V_{in.LowLevel.uC\_Port}}{V_{PullUp.Supply}}\right) \quad (9)$$

The timing diagram is shown in Figure 18.

**Figure 18. Timing diagram**

**Table 11. DI, CLK and CSN timing**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{CLK}$	Clock period	–	1000	–	–	ns
$t_{CLKH}$	Clock high time	–	400	–	–	ns
$t_{CLKL}$	Clock low time	–	400	–	–	ns
$t_{set CSN}$	CSN setup time, CSN low before rising edge of CLK	–	500	–	–	ns
$t_{set CLK}$	CLK setup time, CLK high before rising edge of CSN	–	500	–	–	ns
$t_{set DI}$	DI setup time	–	25	–	–	ns
$t_{hold DI}$	DI hold time	–	25	–	–	ns
$t_{r in}$	Rise time of input signal	–	–	–	25	ns
	DI, CLK, CSN					
$t_{f in}$	Fall time of input signal	–	–	–	25	ns
	DI, CLK, CSN					

**Table 12. Output DO**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{DOL}$	Output low level	$I_{DO} = -4 \text{ mA}$	–	–	0.3	V
$I_{DOLK}$	Open Drain leakage current	When DO output=high	-5	–	5	$\mu\text{A}$
$C_{DO}$	Open Drain input capacitance	Guaranteed by design	–	10	15	pF

**Table 13. CSN timing**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{\text{CSN\_HI,min}}$	Minimum CSN high time	Transfer of SPI-command to Input Register	6	–	–	$\mu\text{s}$
	Active mode					
$t_{\text{CSNfail}}$	CSN low timeout	–	20	35	50	ms

## 5.1 SPI frame CRC generator

The SPI protocol is defined by frames of 32 bits with 5 bits of CRC (Cyclic Redundancy Check) in both input and output directions. The polynomial calculation implemented is:


$$g(x) = x^5 + x^2 + 1$$

the structure of CRC generator is shown in Figure 19. Structure of CRC generator.

Here are the rules:

1. For DI, CNT=DI[21] is ignored when calculating CRC, it means only {DI[31:22],DI[20:5]} is used to calculate CRC. For example, if DI[31:5]=27'b1000\_0010\_1011\_1111\_1111\_111, the CRC[4:0]= 5'b0\_0011
2. For DO, DO[21] is ignored when calculating CRC, it means only {DO[31:22],DO[20:5]} is used to calculate CRC.
3. The initial value of CRC generator is 5'b1\_1111.
4. MSB (DI[31]) is shift in CRC generator at first.

Figure 19. Structure of CRC generator



## 5.2 SPI registers mapping

When registers are not written, their default state is the one shown in the respective map.

### 5.2.1 SPI REG BUCK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED					BUCK_SSCLK_SEL	RESERVED					BUCK_OUTPUT_SR	BUCK_SPREAD_EN	BUCK_XTH	RESERVED	RESERVED
R	R	R	R	R		R/W	R/W	R	R	R					
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

**Address** 0x01

BUCK\_XTH: OV/UV/PG threshold setting (see [Power output UV/OV monitor](#), [Power Good](#))

BUCK\_SPREAD\_EN: Spread spectrum enable

BUCK\_OUTPUT\_SR: Output stage slew rate (see  $t_{SR\_PH}$ )

BUCK\_SSCLK\_SEL: SoftStart time selection (see  $t_{SOFTSTART\_BUCK}$ )

### 5.2.2 SPI REG WD\_REC\_EN

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED					BUCK3_SSCLK_SEL	RESERVED					SPI_WD_REC_EN	BUCK3_SPREAD_EN	BUCK3_XTH	RESERVED	
R	R	R	R	R		R	R	R	R	R					R/W
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

**Address** 0x02

SPI\_WD\_REC\_EN: In case SPI\_WD\_REC\_EN=1, WD failure asserts RESET\_B and makes FSM go to REC state.

### 5.2.3 SPI REG BOOST VREF

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED					BOOST_SSCLK_SEL	RESERVED	LDO_XTH	RESERVED				BOOST_SPREAD_EN	BOOST_XTH	VREF_XTH	RESERVED
R	R	R	R	R				R/W	R/W	R	R				
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

**Address** 0x04

VREF\_XTH: OV/UV/PG threshold setting (see [Power output UV/OV monitor](#), [Power Good](#))

BOOST\_XTH: OV/UV/PG threshold (see [Power output UV/OV monitor](#), [Power Good](#))

BOOST\_SPREAD\_EN: Boost spread spectrum enable

LDO\_XTH: OV/UV/PG threshold setting (see [Power output UV/OV monitor](#), [Power Good](#))

BOOST\_SSCLK\_SEL: Boost SoftStart time selection (see [tSS\\_BOOST](#))

### 5.2.4 SPI REG BUCK EN

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VBAT2_EN	VBAT1_EN	RESERVED							VREF_EN	LDO_EN	BOOST_EN	RESERVED		BUCK2_EN	RESERVED
		R/W	R/W	R	R	R	R	R				R/W	R/W		
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address** 0x05

VBAT1/2\_EN: VBAT UV/OV detection Enable

(Others)\_EN SPI Regulators Enable/Disable (only in ACTIVE Mode)



### 5.2.5 SPI REG WD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI_WDI	RESERVED							FAULT_TOGGLE			INF_RETRIAL_EN	TWK_REC		WD_TWIN	
	R/W	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

**Address**      0x06

WD\_TWIN: WatchDog Window timer selection (see [Watchdog trigger time](#))

TWK\_REC: WKUP high duration timer selection (see [WKUP](#))

INF\_RETRIAL\_EN: 0: finite restart trials  
 1: infinite restart trials (default)

FAULT\_TOGGLE: fault pin toggle test bits  
 101: set fault pin 'low';  
 110: set fault pin 'high';  
 others: keep fault pin as original fault output.

SPI\_WDI: If SPI bit is used as WatchDog Input, SPI need to toggle this bit in WatchDog time windows. This bit has default value 0.

### 5.2.6 SPI REG BUCK STAT1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VREF_UV_STAT	LDO_UV_STAT	BOOST_UV_STAT	RESERVED	RESERVED	VREF_OC_4MS_STAT	BUCK_OT_STAT	BUCK_OC_STAT	BUCK_UV_STAT	BUCK_OV_STAT	BUCK_GLOSS_STAT	CENTER2_OT_STAT	RESERVED	RESERVED	RESERVED	RESERVED
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address**      0x10

[15:0] '0' means no fault present: read & clear bits

**5.2.7 SPI REG BUCK STAT2**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CENTER_OT_STAT	LDO_OT_STAT	CENTER1_OT_STAT	BOOST_OT_STAT	CENTER3_OT_STAT	BOOST_OC_STAT	RESERVED	RESERVED	VREF_OV_STAT	LDO_OV_STAT	BOOST_OV_STAT	RESERVED	RESERVED	BOOST_GLOSS_STAT	RESERVED	RESERVED
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address**      0x11

[15:0] 0: means no fault present: read & clear bits

### 5.2.8 SPI REG Fault Table PWUP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LBIST_ERR	SAF_CRC_FAILED	ABSIT_ERR	WD_FAIL	PLL_LOCK_STATUS	REC_CNT		RESERVED	RESERVED	VREF_POWERUP_FAULT	BOOST_POWERUP_FAULT	LDO_POWERUP_FAULT	RESERVED	RESERVED	BUCK2_POWERUP_FAULT	RESERVED
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Address 0x12

- XX\_POWERUP\_FAULT: 1: means Power-on failed  
0: means Power-on succeeded or regulator disabled by OTP
- REC\_CNT: the counter of times that FSM into REC; will be cleared in STANDBY. If inf\_retrail\_en=1, REC\_CNT is always 0.
- PLL\_LOCK\_STATUS: this bit is reporting the internal PLL locking status. When "1", the output frequency of the PLL is locked and stable. When "0", the PLL is not yet stable or off.
- WD\_FAIL: watchdog fail flag, read and clear; Include normal WDI WD or SPI WD.  
0: no fail  
1: fail
- ABIST\_ERR: ABist fail flag, read only.  
0: no fail  
1: fail
- SAF\_CRC\_FAILED: read only.  
0: no fail  
1: fail
- LBIST\_ERR: read only.  
0: no fail  
1: fail

### 5.2.9 SPI REG ADC TH1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						ADC_TH1									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

Address 0x13

ADC\_TH1: ADC bits output for TH1 cluster (VREG); read only

### 5.2.10 SPI REG ADC TH2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						ADC_TH2									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

**Address** 0x14

ADC\_TH2: ADC bits output for TH2 cluster (BUCK1); read only

### 5.2.11 SPI REG ADC TH3

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						ADC_TH3									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

**Address** 0x15

ADC\_TH3: ADC bits output for TH3 cluster (BUCK); read only

### 5.2.12 SPI REG ADC TH4

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						ADC_TH4									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

**Address** 0x16

ADC\_TH4 ADC bits output for TH4 cluster (BUCK3); read only

### 5.2.13 SPI REG ADC TH5

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						ADC_TH5									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

**Address**      0x17

ADC\_TH5: ADC bits output for TH5 cluster (BOOST); read only

### 5.2.14      SPI REG ADC TH6

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						ADC_TH6									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

**Address**      0x18

ADC\_TH6: ADC bits output for TH6 cluster (LDO); read only

**5.2.15 SPI REG ADC TH7**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						ADC_TH7									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

**Address** 0x19

ADC\_TH7: ADC bits output for TH7 cluster (Center of the DIE); read only

**5.2.16 SPI REG ADC VBAT1**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				VBAT1_UV_STAT	VBAT1_OV_STAT	ADC_VBAT1									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address** 0x1A

ADC\_VBAT1: ADC output for VBAT1 voltage (see [Section 4.2.5](#) ); read only

VBAT1\_OV\_STAT: VBAT1 status; read & clear

VBAT1\_UV\_STAT: VBAT1 status; read & clear

### 5.2.17 SPI REG ADC VBAT2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				VBAT2_UV_STAT	VBAT2_OV_STAT	ADC_VBAT2									
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address** 0x1B

ADC\_VBAT2: ADC output for VBAT2 voltage (see Section 4.2.5 ); read only

VBAT2\_OV\_STAT: VBAT2 status; read&clear

VBAT2\_UV\_STAT: VBAT2 status; read&clear

### 5.2.18 SPI REG OT Warning

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									ADC_TH7_OT_Warning	ADC_TH6_OT_Warning	ADC_TH5_OT_Warning	ADC_TH4_OT_Warning	ADC_TH3_OT_Warning	ADC_TH2_OT_Warning	ADC_TH1_OT_Warning
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address** 0x1C

[6:0] Thermal warning from all the Thermal Clusters; read & clear

### 5.2.19 SPI Fault STAT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED										CSN_LOW_TIMEOUT_FAIL	SPI_ADDRESS_ERR	SPI_FRAME_CNT_FAULT	SPI_PAR_FAIL	SPI_FRAME_SHORT	SPI_FRAME_LONG
										R	R	R	R	R	R
										0	0	0	0	0	0

**Address** 0x1D

- SPI\_FRAME\_LONG: SPI frame length error; read & clear
- SPI\_FRAME\_SHORT: SPI frame length error; read & clear
- SPI\_PAR\_FAIL: SPI frame CRC fail; read & clear
- SPI\_FRAME\_CNT\_FAULT: SPI frame error on Count bit; read & clear
- SPI\_ADDRESS\_ERR: SPI frame address error; read & clear
- CSN\_LOW\_TIMEOUT\_FAIL: 0: Csn right;  
1: Csn low time longer than 35 ms; read & clear

### 5.2.20 SPI Silicon Version

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FSM_STATUS				FSM2REC			TOREC_REASON_FLAG					SILVERSION			
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address** 0x20

- SILVERSION: read only ("1000" means 'AA' version), while "0100" identifies "AB"
- FSM\_STATUS: read only
  - 0001: Shutdown
  - 0010: StandBy
  - 0011: INIT
  - 0100: RampUP
  - 0101: Secup
  - 0110: Active
  - 0111: Rec



1000: Test  
 1001: OTP\_Prog

FSM2REC: read & clear. State machine status before going into REC mode.  
 000: default value after reset release or R&C;  
 001: INIT, means the state machine moved from INIT mode to REC mode;  
 010: RAMPUP, means the state machine moved from RAMPUP mode to REC mode;  
 011: SECUP, means the state machine moved from SECUP mode to REC mode;  
 100: ACTIVE, means the state machine moved from ACTIVE mode to REC mode;

TOREC\_REASON\_FLAG: read & clear. The reason that make state machine jump to REC.  
 When FSM2 REC is INIT:  
 Bit4 = 1: lbist\_fail flag makes state machine from INIT to REC.  
 Bit5 = 1: abist\_fail flag makes state machine from INIT to REC.  
 Bit6 = 1: buck\_pg\_loss flag makes state machine from INIT to REC.  
 Bit7 = 1: saf\_crc\_fail flag makes state machine from INIT to REC.  
 When FSM2REC is RAMPUP:  
 Bit4 = 1: lbist\_fail flag makes state machine from RAMPUP to REC.  
 Bit5 = 1: buck\_fail flag ( PG=0 & timer expired) makes state machine from RAMPUP to REC.  
 Bit6 = 1: buck\_pg\_loss makes state machine from RAMPUP to REC.  
 When FSM2REC is SECUP:  
 Bit4 = 1: lbist\_fail flag makes state machine from SECUP to REC.  
 Bit5 = 1: buck\_PG=0 flag makes state machine from SECUP to REC.  
 Bit6 = 1: buck\_pgndloss flag makes state machine from SECUP to REC.  
 Bit7 = 1: vreg\_ot flag makes state machine from SECUP to REC.  
 When FSM2REC is ACTIVE:  
 Bit4 = 1: lbist\_fail flag makes state machine from ACTIVE to REC.  
 Bit5 = 1: buck\_PG=0 or vreg\_ot flag makes state machine from ACTIVE to REC.  
 Bit6 = 1: buck\_pg\_loss flag makes state machine from ACTIVE to REC.  
 Bit7 = 1: SECUP fail=3 flag makes state machine from ACTIVE to REC.  
 Bit8 = 1: Rstb fail.

### 5.2.21 SPI Device Identification

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									OTP_DEVICE_IDENTIFICATION						OTP_WD_REC_EN
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address**      0x21


OTP DEVICE IDENTIFICATION: Digital circuit auto download the information from OTP to this register when chip power up. Read only.  
 The default value will be all 0 if OTP is not configured.

OTP\_WD\_REC\_EN: When OTP\_WD\_REC\_EN = 0 and SPI\_WD\_REC\_EN = 0, a WD failure asserts RESET\_B but doesn't affect the FSM. All regulators keep running in active mode. When OTP\_WD\_REC\_EN = 1, a WD failure asserts RESET\_B and makes FSM go to REC state.

## 6 Device operating mode

STPM066S can work in different operative modes according to input/SPI signals, OTP/SPI settings, fault management and regulators status.

Figure 20. State machine



GADG3105191227PS

## 6.1 Shutdown mode

In Shutdown Mode supply batteries (VBAT1/VBAT2/VINx) are not present and all regulators are OFF.

A rising edge on VBAT1 line (higher than Power On Reset threshold) moves STPM066S to STANDBY Mode, if the PMIC has been programmed. Otherwise the STPM066S moves to OTP programming mode.

## 6.2 Standby mode

In Standby mode, all the regulators are OFF, RESET\_B is asserted and current consumption is very low. A low to high transition on WKUP pin moves the IC to INIT Mode. If VBAT1 falls below POR threshold, the device goes back to Shutdown Mode.

## 6.3 INIT mode

In INIT mode all the functional checks on analog and digital circuitry are performed:

- OTP program checksum: data integrity is verified and OTP WR bit is checked
- Analog BIST on Voltage monitors (UV/OV)
- RESET\_B assertion and path is checked
- LBIST (Digital BIST)
- Check if VBAT1 is ok

The operative range of the Analog BIST on Temperature monitor reaches up to 125 °C.

Buck regulator GND LOSS comparator is active.

DBIST/LBIST is always active, not only in INIT mode. In INIT mode, in case of issues during LBIST, the IC moves to REC mode. Outside INIT mode, in case of issues during LBIST, the FAULT pin is asserted, and in case of Buck State Machine check error, also the REC mode is entered.

Besides, LBIST includes:

1. Buck clock generation check;
2. Logic diagnostics;
3. Buck State Machine check.

If all the checks are completed without any fail, STPM066S moves to RAMPUP mode. In case of fail, the device moves from INIT to REC state and the FAULT pin is asserted. A transition (High to Low) on WKUP moves the state machine back to STBY, where the FAULT pin is de-asserted.

## 6.4 REC mode

STPM066S goes to REC mode (recovery state) in case the BUCK Regulator or a regulator associated with the reset activation fails. When the IC moves from active to stand-by state, the power down phase is activated. When the IC moves from the active to REC state, all regulators switch off at the same time.

In this state, the FAULT pin is asserted and RESET\_B is kept low. There are 2 ways to move the device out of REC:

1. A transition High to Low on WKUP pin moves the IC back to STANDBY, where the FAULT pin is de-asserted.
2. If WKUP pin is kept High for a time longer than Twk\_rec and the IC goes in REC mode less than a number of times (3 times if inf\_retrial\_en = 0, infinite times if inf\_retrial\_en = 1), then the device moves from REC to INIT and restarts again.

When the chip enters the REC mode, the IC is switched off. The outputs of the SMPS decrease slowly in order to be ready for next power up phase. The outputs of the SMPS are pulled down to 0 V by an inner pull-down current. The pull-down current of each regulator is typically 12 mA.

## 6.5 RAMPUP and SEC\_UP

In RAMPUP status, the Buck regulator is turned on: when this phase ends, the state machine moves to SEC\_UP status where all secondary regulators are turned ON following the Power Up sequence programmed by OTP.

When the last regulator has finished its power up phase, the device moves to ACTIVE Mode, where the SPI communication is allowed: all regulators that have to be turned on by SPI command can now be enabled.

WKUP pin is not monitored in these transition phases.

Reset signal release is programmed via OTP: three OTP bits associate the reset signal to a regulator.


A regulator is a “reset associated regulator” if it can issue a reset signal. This is decided by OTP. RESET\_B de-asserts only when the Power Good signals of all the “reset associated regulators” are high.

When a regulator starts the power up phase, a dedicated timer, whose duration is typically of 20ms, is started: if the Power Good signal goes high before the time expires, then the state machine moves to the next regulator in the sequence (after the OTP programmed delay). If the time expires and the Power Good is still low, then the correspondent regulator power up phase is considered failed.

We can have two possible scenarios, depending on the regulator type (Buck, or Reset associated, or Post):

- BUCK power up phase fails: the FAULT pin is asserted, RESET\_B is kept low and the device goes to a safe state (called REC state) waiting for a WKUP falling down transition to go back to STANDBY.
- Reset associated regulator or post regulator power up phase fails: the FAULT pin is asserted, RESET\_B signal is kept low and SEC\_UP phase is completed for the other regulators. Once the device has moved to the ACTIVE state, it immediately goes back to SEC\_UP state to retry to turn on the failed regulator. The retry phase is done three times: if the fail is still present, then the device moves to REC state.

Figure 21. State machine for SEC UP



## 6.6 ACTIVE mode

In ACTIVE Mode the regulators are ON and the device is controlled by SPI: SPI communication is active only in this state. All the regulators, except the Buck regulator and the ones disabled via OTP (ENx = 0), can be turned on and off via SPI; if the device goes out from ACTIVE mode, OTP power up phase is recovered.

If a fault occurs, the device can stay in ACTIVE Mode or move to REC, depending on the regulator involved and the kind of fault.

- A fault that asserts RESET\_B moves the IC to the REC phase. WD failure asserting RESET\_B depends on OTP bit WD\_REC\_en: if WD\_REC\_en=1, STPM066S moves to REC phase;
- if WD\_REC\_en=0, STPM066S keeps in ACTIVE mode.

WKUP pin is continuously monitored: if the signal goes low after a filtering time, then STPM066S goes back to STANDBY state after proper Power Down phase.

When the IC is switched on for the first time, supplying VBAT1 and/or VBAT2, a fault is asserted by VBAT1\_uv or VBAT2\_uv. That's not a real fault, and it can be cleared by an SPI read&clear command.

## 6.7 OTP program mode

STPM066S needs a programming phase of OTP (One Time Programmable) cells before starting any operation: this is allowed by providing battery line higher than 17 V (~20 V) at VBAT1 pin, together with a dedicated SPI word.

STPM066S is programmed as shown in [Section 6.8 OTP bit mapping and register configuration](#)

## 6.8 OTP bit mapping and register configuration

Figure 22. OTP bit mapping

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
8	Reset activation		Device identification					OTP_WD_REC_en		OvRst EN						CRC
9	OTP prg Flag							BUCK CFG							CRC	
11	SeqId LDO		SeqId BOOST		EnLDO EnBOOST		LDO CFG				BOOST CFG				CRC	
12	USR Area Protection		SeqId VREF		PowrOn Delay		EnVREF		WDG CFG			VREF CFG				CRC

Table 14. Reset activation OTP

Bit Nb	Name	Description
Row 8 Bit15:13	Reset_activation<2:0> <sup>(1)</sup>	Reset release 000: Reset release after PGOOD of the BUCK with a delay set by PowrOn Delay 001: Reset release after PGOOD of the 2nd regulator with a delay set by PowrOn Delay 010: Reset release after PGOOD of the 3rd regulator with a delay set by PowrOn Delay 011: Reset release after PGOOD of the 4th regulator with a delay set by PowrOn Delay 111: Reset release when ACTIVE state is reached (unconditional Reset release)

1. All regulators switched on before the Reset is released are considered part of the "Reset activation list"

Table 15. Device identification OTP

Bit Nb	Name	Description
Row 8 Bit12:7	Device_id<5:0>	Custom information. It can be read out by SPI.

**Table 16. WD\_REC\_en OTP**

Bit Nb	Name	Description
Row 8 Bit6	OTP_WD_REC_en	When OTP bit = 0, SPI bit = 0 make a WD failure to assert RESET_B but not affect the FSM. All regulators keep running in active mode. If the SPI bit = 1 WD failure asserts RESET_B and makes FSM go to REC state.  When OTP bit = 1, a WD failure asserts RESET_B and makes FSM go to REC state.

**Table 17. OvRst\_EN**

Bit num	Name	Description
Row 8 Bit5	OvRst_EN<0>	OV assert RESET_B enable for BUCK and LDO 0: no OV of regulator can assert RESET_B; 1: the OV of regulator that is in the reset activation list can assert RESET_B.

**Table 18. Prg Flag OTP**

Bit Nb	Name	Description
Row 9 Bit15:13	OTP_Prg_Flag	When OTP bit = "000", the fsm goes to OTP programming mode When OTP bit != "000", the Buck is enabled

**Table 19. Buck CFG**

Bit num	Name	Description
Row 9 Bit9	freqsel<0>	Free Running Frequency selection 0: 0.4 MHz programming 1: 2.4 MHz
Row 9 Bit8	cursel<0>	Max current selection 0: 1.5 A 1: 3.0 A programming
Row 9 Bit7:5	vsel<2:0>	Output Voltage selection 000: 5.0 V 001: 3.6 V 010: 3.3 V 011: 1.5 V 100: 1.35 V 101: 1.2 V 110: 1.1 V 111: 1.0 V

**Table 20. Enables**

EnLDO	EnBoost	EnVREF
enable of LDO 0: disable 1: enable	enable of Boost 0: disable 1: enable	enable of VREF 0: disable 1: enable

**Table 21. SeqId, LDO, Boost, Vref**

Bit Nb	Name	Description
Bit12:10	SeqID_x<2:0> (x=boost, vref, ldo)	000: regulator is turned on only by SPI enable signal <sup>(1)</sup> 001: regulator is turned on after Buck regulator 010: regulator is turned on as third one 011: regulator is turned on as fourth one 111: regulator is turned on only by SPI enable signal <sup>(1)</sup>

1. If enabled by OTP.

**Table 22. LDO CFG OTP**

Bit num	Name	Description
Row 11 Bit7	cursel<0>	Maximum current selection 0: 0.299 A 1: 0.599 A
Row 11 Bit6:4	vsel<2:0>	Output Voltage selection 000: 5.0 V 001: 3.3 V 010: 2.8 V 011: 2.5 V 100: 1.8 V 101: 1.3 V 110: 1.25 V 111: 1.2 V

**Table 23. Boost CFG OTP**

Bit num	Name	Description
Row 11 Bit3	vsel<0>	Output Voltage selection 0: 5.0 V (programming) 1: 7.0 V

**Table 24. USR Area Protection OTP**

Bit num	Name	Description
Row 12 Bit15:13	Usr_area_protection<2:0>	Rewrite protection. 111: the User SAF rows couldn't be burned or simulated; (programming) Others: the User SAF rows could be burned or simulated

**Table 25. PowerOn Delay OTP**

<1:0>	time (ms)
00	0
01	2 (min 1.49, max 2.3) (programming)
10	5 (min 4.04 max 5.75)
11	10 (min 8.29 max 11.5)




**Table 26. WDG CFG OTP**

Bit num	Name	Description
Row 12 Bit6:5	Wd_cfg<1:0>	Output Voltage selection 00, 01: use hardware watchdog (WDI pin) 10: no watchdog 11: use SPI as watchdog

**Table 27. VREF CFG OTP**

Bit num	Name	Description
Row 12 Bit4:3	vsel<1:0>	Output Voltage selection 00: 1.8 V 01: 2.5 V 10: 3.3 V (programming) 11: 4.1 V

**Figure 23. OTP start-up state check**



## 6.9 OTP (SAF) registers

### 6.9.1 SAF\_REG\_OP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED			SAF_AUTO_DL_FORCE	RESERVED						SAF_CMD		SAF_ADDR			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address**      0x30

[3:0] SAF\_ADDR: SAF row address

[5:4] SAF\_CMD: SAF opt command

01: burn / write

10: read

11: simulation

[11:6] RESERVED

[12] SAF\_AUTO\_DL\_FORCE: SAF auto download bit. When auto download is finished, this bit will be cleared to '0'. This register is only accessible in TM and OTP Program mode.

*Note: In OTP program mode, 8/9/10/11/12 (USR ROWs) are valid for SAF\_ADDR;*

*Writing operation to this register generates SAF\_TRIG pulse (if SAF\_CMD is valid op);  
The auto download has higher priority.*

**6.9.2 SAF\_REG\_CFG**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED			SAF_HV_EN_FORCE_DECODING	RESERVED		SAF_HV_MAN		RESERVED				SAF_T_WR		SAF_R_CODE	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

**Address**      0x31

- [1:0] SAF\_R\_CODE: SAF reading time;
- [3:2] SAF\_T\_WR: SAF programming time;
- [7:4] RESERVED
- [9:8] SAF\_HV\_MAN: SAF burning configuration;
- [10:11] RESERVED
- [12] SAF\_HV\_EN\_FORCE\_DECODING: When the bit is set to "1", the SAF write/burn operation is activated. This register is only accessible in OTP program mode (High voltage connection for burning operation is implemented).
- [13:15] RESERVED

### 6.9.3 SAF\_REG\_DI

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CRC CODE			SAF_DIN												
R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address** 0x32

[15:13] CRC\_CODE: the CRC checksum for SAF din. These bits can be set to '000' in SAF\_REG\_DI word, since they are read only.

[12:0] SAF\_DIN: SAF writing data; (for burning).

*Note: The CRC\_CODE is only readable and is generated automatically by HW; This register is only accessible in OTP program mode.*

### 6.9.4 SAF\_REG\_D0\_Bit\_Ts

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CRC CODE			SAF_BIT_TS												
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Address** 0x33

[15:13] CRC\_CODE: CRC checksum for SAF din.

[12:0] SAF\_BIT\_TS: read data from SAF bit\_ts port, 3 state bus.

*Note: The register will return the data from SAF\_BIT\_TS bus after the SAF read command.*

### 6.9.5 SAF\_REG\_STAT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								CRC_BUSY	SAF_OPERATION_ERROR	SAF_AUTO_DL_END	SAF_BUSY	SAF_CRC_OK	STATUS_CRC_GLB	SAF_RES_PROTECT_STAT	SAF_USR_PROTECT_STAT
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0

**Address** 0x34

- [0] SAF\_USR\_PROTECT\_STAT: SAF protection status for usr region; '1' means the SAF rows in user region can't be burned or simulated;
- [1] SAF\_RES\_PROTECT\_STAT: SAF protection status for usr region; '1' means the SAF rows in trim region can't be burned or simulated;
- [2] STATUS\_CRC\_GLB: CRC checksum status for all rows;
- [3] SAF\_CRC\_OK: CRC checksum status for current SAF row reading operation;
- [4] SAF\_BUSY: SAF is busy for reading/program or CRC checking;
- [5] SAF\_AUTO\_DL\_END: '1' means SAFauto download is ended;
- [6] SAF\_OPERATION\_ERROR: Invalid SAF operation in OTP programming mode;
- [7] CRC\_BUSY: CRC busy flag;
- [15:8] RESERVED

*Note: This register is only accessible in OTP program mode.*

### 6.10 Power down phase

When WKUP signal goes low, the device moves from any state to STANDBY status turning off all the regulators: at first all the active regulators are switched off, then, after a delay time ( $T_{delay}$ ), the internal VREG is switched off too.

### 6.11 Power up programming

According to the data written in OTP cells, we can have different power up phases.

After the Pre-regulator Buck is turned on, the power-up order of the other regulators can be selected, via OTP, as follows:

- 000 = regulator is turned on only by SPI enable signal
- 001 = regulator is turned on after Buck regulator (second regulator)
- 010 = regulator is turned on as third one
- 011 = regulator is turned on as fourth one
- 111 = regulator is turned on only by SPI enable signal

Two regulators with the same order number are not allowed, except for 000 or 111 code. Enable bit in OTP cells (EnLDO, EnBoost and EnVref) must be set to '1' too, to have the regulator ON in ACTIVE phase. All the regulators with 111 code can be turned on in ACTIVE mode, when the SPI is available.

Regulators turning on delay after Power Good: the delay is the same for all the regulators.

- 00 = no delay
- 01 = 2 ms after PGOOD of previous regulator
- 10 = 5 ms after PGOOD of previous regulator
- 11 = 10 ms after PGOOD of previous regulator
- Reset activation related to the right regulator Power Good (2 bits)
  - 00 = Reset release after PGOOD of the BUCK with a delay from 0 (no delay) to 10 ms (2 bits)
  - 01 = Reset release after PGOOD of the second regulator with a delay from 0 (no delay) to 10 ms (2 bits)
  - 10 = Reset release after PGOOD of the third regulator with a delay from 0 (no delay) to 10 ms (2 bits)
  - 11 = Reset release when ACTIVE state is reached (unconditional Reset release)

Figure 24. Power up sequence (example with LDO disabled)






Figure 25. Power down sequence (example with LDO disabled)





## 7 Technical safety requirements

The device has been designed taking into account the following assumed TSR:

**Table 28. Technical safety requirement**

ID	Description	Safe State
TSR1	All regulators' output voltages must remain within programmed range when RESET_B pin is not asserted.	REC state with RESET_B pin asserted.

For the safety mechanisms related to the safety requirement, please refer to the safety manual.

## **8 Application information**

---


Please refer to the application note AN5921, "STPM066S External components sizing".

## 9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 9.1 VFQFPN-48 (7x7x1.0 mm - opt. D) package information

Figure 26. VFQFPN-48 (7x7x1.0 mm - opt. D) package outline



**NOTE :**

1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08 mm.
3. WARPAGE SHALL NOT EXCEED 0.10 mm.
4. REFER JEDEC MO-220.

7446345\_G\_V0 (Opt. C)

GAPGPS03449


Table 29. VFQFPN-48 (7x7x1.0 - opt. D) package mechanical data

Ref	Dimensions (mm)		
	Min.	Typ.	Max.
A	0.85	0.95	1.05
A1	-	-	0.05
A2	-	0.75	-
A3	-	0.200	-

Ref	Dimensions (mm)		
	Min.	Typ.	Max.
b	0.15	0.25	0.35
D	6.80	7.00	7.15
D2	5.15	5.30	5.45
E	6.85	7.00	7.15
E2	5.15	5.30	5.45
e	0.45	0.50	0.55
L	0.45	0.50	0.55
ddd	-	-	0.08

## 9.2 VFQFPN-48 (7x7x1.0) marking information

Figure 27. VFQFPN-48 (7x7x1.0) marking information



GAPG2203161040PS

Parts marked as 'ES' are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.

## Revision history

**Table 30. Document revision history**

Date	Version	Changes
10-Feb-2023	1	Initial release.
21-Feb-2023	2	Updated <a href="#">Section 7</a> Technical safety requirements.

## Contents

<b>1</b>	<b>Overview</b>	<b>2</b>
1.1	Simplified block diagram	2
1.2	Functional block diagram	3
<b>2</b>	<b>Pins description</b>	<b>4</b>
<b>3</b>	<b>Electrical specifications</b>	<b>6</b>
3.1	Absolute maximum ratings & operating voltage	6
3.2	Thermal data	7
3.2.1	Thermal resistance	7
3.2.2	Thermal warning and protection	7
3.3	Electrical characteristics	8
<b>4</b>	<b>Functional description</b>	<b>14</b>
4.1	Programming by OTP	14
4.2	Voltage regulators and features description	14
4.2.1	Pre-regulator BUCK	14
4.2.2	BOOST	15
4.2.3	LDO	16
4.2.4	VREF	16
4.2.5	ADC	16
4.2.6	Wake up pin (WKUP)	16
4.2.7	Synchronizing pin (SYNC in/out)	17
4.2.8	Reset and Fault	18
4.2.9	Configurable watchdog and reset	20
4.2.10	Under-Voltage, Over-Voltage and Power-Good	22
4.2.11	Temperature control and VBATx voltage through internal ADC	22
4.2.12	Maximum Duty Cycle and Refresh Mode for Buck	24
4.2.13	Frequency-Hopping Spread Spectrum	24
<b>5</b>	<b>SPI format and register mapping</b>	<b>25</b>
5.1	SPI frame CRC generator	30
5.2	SPI registers mapping	31
5.2.1	SPI REG BUCK	31

5.2.2	SPI REG WD_REC_EN .....	31
5.2.3	SPI REG BOOST VREF .....	32
5.2.4	SPI REG BUCK EN. ....	32
5.2.5	SPI REG WD .....	33
5.2.6	SPI REG BUCK STAT1 .....	33
5.2.7	SPI REG BUCK STAT2 .....	34
5.2.8	SPI REG Fault Table PWUP .....	35
5.2.9	SPI REG ADC TH1 .....	35
5.2.10	SPI REG ADC TH2 .....	36
5.2.11	SPI REG ADC TH3 .....	36
5.2.12	SPI REG ADC TH4 .....	36
5.2.13	SPI REG ADC TH5 .....	36
5.2.14	SPI REG ADC TH6 .....	37
5.2.15	SPI REG ADC TH7 .....	38
5.2.16	SPI REG ADC VBAT1 .....	38
5.2.17	SPI REG ADC VBAT2 .....	39
5.2.18	SPI REG OT Warning .....	39
5.2.19	SPI Fault STAT .....	40
5.2.20	SPI Silicon Version .....	40
5.2.21	SPI Device Identification .....	41
<b>6</b>	<b>Device operating mode .....</b>	<b>43</b>
6.1	Shutdown mode .....	44
6.2	Standby mode .....	44
6.3	INIT mode .....	44
6.4	REC mode .....	44
6.5	RAMPUP and SEC_UP .....	44
6.6	ACTIVE mode .....	46
6.7	OTP program mode .....	46
6.8	OTP bit mapping and register configuration .....	46
6.9	OTP (SAF) registers .....	50
6.9.1	SAF_REG_OP .....	50
6.9.2	SAF_REG_CFG .....	51

---

6.9.3	SAF_REG_DI .....	52
6.9.4	SAF_REG_D0_Bit_Ts.....	52
6.9.5	SAF_REG_STAT.....	53
6.10	Power down phase .....	53
6.11	Power up programming .....	53
<b>7</b>	<b>Technical safety requirements .....</b>	<b>57</b>
<b>8</b>	<b>Application information.....</b>	<b>58</b>
<b>9</b>	<b>Package information.....</b>	<b>59</b>
9.1	VFQFPN-48 (7x7x1.0 mm - opt. D) package information.....	59
9.2	VFQFPN-48 (7x7x1.0) marking information.....	60
	<b>Revision history .....</b>	<b>61</b>



## List of tables

<b>Table 1.</b>	Pin description and functions . . . . .	4
<b>Table 2.</b>	Absolute maximum ratings & operating voltage . . . . .	6
<b>Table 3.</b>	Operation junction temperature . . . . .	7
<b>Table 4.</b>	Temperature thresholds . . . . .	7
<b>Table 5.</b>	Maximum suggested power. . . . .	7
<b>Table 6.</b>	Electrical characteristics . . . . .	8
<b>Table 7.</b>	UV masking time . . . . .	19
<b>Table 8.</b>	Temperature diode characteristics . . . . .	23
<b>Table 9.</b>	Input CSN. . . . .	26
<b>Table 10.</b>	Input CLK, DI . . . . .	27
<b>Table 11.</b>	DI, CLK and CSN timing . . . . .	28
<b>Table 12.</b>	Output DO . . . . .	28
<b>Table 13.</b>	CSN timing . . . . .	29
<b>Table 14.</b>	Reset activation OTP . . . . .	46
<b>Table 15.</b>	Device identification OTP . . . . .	46
<b>Table 16.</b>	WD_REC_en OTP . . . . .	47
<b>Table 17.</b>	OvRst_EN. . . . .	47
<b>Table 18.</b>	Prg Flag OTP . . . . .	47
<b>Table 19.</b>	Buck CFG. . . . .	47
<b>Table 20.</b>	Enables . . . . .	47
<b>Table 21.</b>	SeqId, LDO, Boost, Vref . . . . .	48
<b>Table 22.</b>	LDO CFG OTP . . . . .	48
<b>Table 23.</b>	Boost CFG OTP . . . . .	48
<b>Table 24.</b>	USR Area Protection OTP. . . . .	48
<b>Table 25.</b>	PowerOn Delay OTP . . . . .	48
<b>Table 26.</b>	WDG CFG OTP. . . . .	49
<b>Table 27.</b>	VREF CFG OTP . . . . .	49
<b>Table 28.</b>	Technical safety requirement . . . . .	57
<b>Table 29.</b>	VFQFPN-48 (7x7x1.0 - opt. D) package mechanical data . . . . .	59
<b>Table 30.</b>	Document revision history . . . . .	61

## List of figures

<b>Figure 1.</b>	Simplified block diagram . . . . .	2
<b>Figure 2.</b>	Functional block diagram . . . . .	3
<b>Figure 3.</b>	Pin out (top view) . . . . .	4
<b>Figure 4.</b>	SYNC IN/OUT in Active mode . . . . .	17
<b>Figure 5.</b>	SYNCOUT output buffer . . . . .	18
<b>Figure 6.</b>	Reset circuit diagram in ACTIVE mode . . . . .	18
<b>Figure 7.</b>	Fault function in active mode . . . . .	19
<b>Figure 8.</b>	Watchdog behavior . . . . .	20
<b>Figure 9.</b>	Watchdog timing if WD_REC_en = 1 . . . . .	21
<b>Figure 10.</b>	Watchdog timing if WD_REC_en = 0 . . . . .	21
<b>Figure 11.</b>	Watchdog Early, Safe and Late window diagram . . . . .	22
<b>Figure 12.</b>	VTSENSE vs. temperature . . . . .	23
<b>Figure 13.</b>	Refresh mode in bucks . . . . .	24
<b>Figure 14.</b>	SPI word representation . . . . .	25
<b>Figure 15.</b>	SPI diagram . . . . .	26
<b>Figure 16.</b>	SPI protocol diagram . . . . .	26
<b>Figure 17.</b>	SPI Master . . . . .	27
<b>Figure 18.</b>	Timing diagram . . . . .	28
<b>Figure 19.</b>	Structure of CRC generator . . . . .	30
<b>Figure 20.</b>	State machine . . . . .	43
<b>Figure 21.</b>	State machine for SEC UP . . . . .	45
<b>Figure 22.</b>	OTP bit mapping . . . . .	46
<b>Figure 23.</b>	OTP start-up state check . . . . .	49
<b>Figure 24.</b>	Power up sequence (example with LDO disabled) . . . . .	55
<b>Figure 25.</b>	Power down sequence (example with LDO disabled) . . . . .	56
<b>Figure 26.</b>	VFQFPN-48 (7x7x1.0 mm - opt. D) package outline . . . . .	59
<b>Figure 27.</b>	VFQFPN-48 (7x7x1.0) marking information . . . . .	60

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved