Off-Line PWM Controllers with Integrated Power MOSFET STR3A400 Series



Description

The STR3A400 series are power ICs for switching power supplies, incorporating a MOSFET and a current mode PWM controller IC.

The low standby power is accomplished by the automatic switching between the PWM operation in normal operation and the burst-oscillation under light load conditions. The product achieves high cost-performance power supply systems with few external components.

Features


- Low Thermal Resistance Package
- Improving circuit efficiency (Since the step drive control can keep V_{RM} of secondary rectification diodes low, the circuit efficiency can be improved by low V_F)
- Current Mode Type PWM Control
- Soft Start Function
- Automatic Standby Function
 No Load Power Consumption < 15mW
- Operation Mode
- Random Switching Function
- Slope Compensation Function
- Leading Edge Blanking Function
- Bias Assist Function
- Protections

Two Types of Overcurrent Protection (OCP): Pulse-by-Pulse, built-in compensation circuit to minimize OCP point variation on AC input voltage Overload Protection (OLP): Auto-restart

Overvoltage Protection (OVP): Latched shutdown or auto-restart

Thermal Shutdown (TSD): Latched shutdown or auto-restart with hysteresis

Typical Application



Package

DIP8



Not to Scale

Lineup

• Electrical Characteristics $f_{OSC(AVG)}(typ.) = 65 \text{ kHz}$ $V_{DSS}(min.) = 650 \text{ V}$

Products	OVP, TSD Operation			
STR3A45×	Latched shutdown			
STR3A45×D	Auto-restart			

• MOSFET ON Resistance and Output Power, Pour*

• MODIEI	• MOSI ET ON Resistance and Output Tower, 1 001							
		Po	UT	P_{OUT}				
Products	$R_{DS(ON)}$	(Ada	pter)	(Open frame)				
Floducts	(max.)	AC230V AC85 ~265V		AC230V	AC85 ~265V			
STR3A451	4.0 Ω	29.5 W	19.5 W	37 W	23 W			
STR3A451D	4.0 12	29.3 W	19.5 W	37 W	23 W			
STR3A453	1.9 Ω	37 W	27.5 W	53 W	35 W			
STR3A453D	1.9 \$2	37 **	21.5 W	33 W	33 W			
STR3A455	1.1 Ω	45 W	35 W	65 W	44 W			
STR3A455D	1.1 52	45 W	22 W	03 W	44 **			

^{*} The output power is actual continues power that is measured at 50 °C ambient. The peak output power can be 120 to 140 % of the value stated here. Core size, ON Duty, and thermal design affect the output power. It may be less than the value stated here.

Applications

- AC/DC adapter
- White goods
- Other SMPS

CONTENTS

Description	1
CONTENTS	2
1. Absolute Maximum Ratings	3
2. Electrical Characteristics	4
3. Performance Curves	5
3.1 Derating Curves	
3.2 MOSFET Safe Operating Area Curves	
3.3 Ambient Temperature versus Power Dissipation Curves	
3.4 Transient Thermal Resistance Curves	
4. Block Diagram	9
5. Pin Configuration Definitions	9
6. Typical Application	
7. External Dimensions	
9. Operational Description 9.1 Startup Operation	12
* *	
9.2 Undervoltage Lockout (UVLO) 9.3 Bias Assist Function	
9.4 Soft Start Function	
9.5 Constant Output Voltage Control	13
	14
· · · · · · · · · · · · · · · · · · ·	
9.9 Step Drive Control	16
9.10.2 OCP Input Compensation Function	
9.10.3 Overload Protection (OLP)	
9.10.4 Overvoltage Protection (OVP)	
9.10.5 Thermal Shutdown (TSD)	
10. Design Notes	18
10.1 External Components	
10.1.1 Input and Output Electrolytic Capacitor	
10.1.2 S/OCP Pin Peripheral Circuit	19
10.1.3 VCC Pin Peripheral Circuit	19
10.1.4 FB/OLP Pin Peripheral Circuit	
10.1.5 Snubber Circuit	
10.1.6 Peripheral Circuit of Secondary-side Shunt Regulator	
10.1.7 Transformer	
10.2 PCB Trace Layout and Component Placement	
11. Pattern Layout Example	22
12. Reference Design of Power Supply	23
Important Notes	25

1. Absolute Maximum Ratings

- The polarity value for current specifies a sink as "+," and a source as "-," referencing the IC.
- Unless otherwise specified $T_A = 25$ °C, 5 pin = 6 pin = 7 pin = 8 pin

Parameter	Symbol	Conditions	Pins	Rating	Units	Notes
				3.6		3A451 / 51D
Drain Peak Current ⁽¹⁾	I_{DPEAK}	Single pulse	8 - 1	5.2	A	3A453 / 53D
				7.2		3A455 / 55D
		I _{LPEAK} = 2.13 A		53		3A451 / 51D
Avalanche Energy ⁽²⁾⁽³⁾	E_{AS}	$I_{LPEAK} = 2.46 \text{ A}$	8 – 1	72	mJ	3A453 / 53D
		$I_{LPEAK} = 3.05 A$		110		3A455 / 55D
S/OCP Pin Voltage	V _{S/OCP}		1 – 3	-2~6	V	
VCC Pin Voltage	V_{CC}		2 – 3	32	V	
FB/OLP Pin Voltage	V_{FB}		4 – 3	- 0.3 ~ 14	V	
FB/OLP Pin Sink Current	I_{FB}		4 – 3	1.0	mA	
D/ST Pin Voltage	V _{D/ST}		8 – 3	$-1 \sim V_{DSS}$	V	
				1.68		3A451 / 51D
MOSFET Power Dissipation ⁽⁴⁾	P_{D1}	(5)	8 – 1	1.76	W	3A453 / 53D
Dissipation				1.81		3A455 / 55D
Control Part Power Dissipation	P_{D2}		2-3	1.3	W	Vcc×Icc
Operating Ambient Temperature	T_{OP}		_	- 40 ~ 125	°C	
Storage Temperature	T_{stg}		_	− 40 ~ 125	°C	
Channel Temperature ⁽⁶⁾	T_{ch}		_	150	°C	

⁽¹⁾ Refer to 3.2 MOSFET Safe Operating Area Curves

⁽²⁾ Refer to Figure 3-2 Avalanche Energy Derating Coefficient Curve

⁽³⁾ Single pulse, $V_{DD} = 99 \text{ V}$, L = 20 mH

⁽⁴⁾ Refer to Section 3.3 Ta-P_{D1} Curve

 $^{^{(5)}}$ When embedding this hybrid IC onto the printed circuit board (cupper area in a 15 mm \times 15 mm)

⁽⁶⁾ Recommended frame temperature in operation, T_F, is 115 °C (max.)

Electrical Characteristics

- The polarity value for current specifies a sink as "+," and a source as "-," referencing the IC.
 Unless otherwise specified T_A = 25 °C, V_{CC} = 18 V, 5 pin = 6 pin = 7 pin = 8 pin

Parameter	Symbol	Conditions	Pins	Min.	Тур.	Max.	Units	Notes
Power Supply Startup Opera	tion			I.	1	L		
Operation Start Voltage	V _{CC(ON)}		2 – 3	13.8	15.0	16.2	V	
Operation Stop Voltage ⁽¹⁾	V _{CC(OFF)}		2 – 3	7.6	8.5	9.2	V	
Circuit Current in Operation	I _{CC(ON)}	$V_{CC} = 12 \text{ V}$	2 – 3	_	1.7	3.0	mA	
Startup Circuit Operation Voltage	V _{ST(ON)}		8 – 3	40	47	55	V	
Startup Current	$I_{\text{CC(ST)}}$	$V_{CC} = 13.5 \text{ V}$	2 – 3	- 4.5	- 2.5	- 1.2	mA	
Startup Current Biasing Threshold Voltage	V _{CC(BIAS)}	Ι _{CC} =-500μΑ	2 – 3	8.0	9.6	10.5	V	
Normal Operation								
Average Switching Frequency	f _{OSC(AVG)}		8 – 3	58	65	72	kHz	
Switching Frequency Modulation Deviation	Δf		8 – 3	_	5.4	_	kHz	
Maximum Feedback Current	I _{FB(MAX)}	$V_{CC} = 12 \text{ V}$	4 – 3	- 110	- 72	- 40	μΑ	
Minimum Feedback Current	$I_{FB(MIN)}$		4 – 3	- 21	- 13	- 5	μΑ	
Light Load Operation								
FB/OLP Pin Starting Voltage	V _{FB(FDS)}		1 – 8	2.64	3.30	3.96	V	3A451 / 51D 3A453 / 53D
of Frequency Decreasing	, , ,			2.40	3.00	3.60		3A455 / 55D
FB/OLP Pin Ending Voltage of Frequency Decreasing	V _{FB(FDE)}		1 – 8	2.40	3.00	3.60	V	3A451 / 51D 3A453 / 53D
				2.10	2.62	3.14		3A455 / 55D
Minimum Switching Frequency	fosc(min)		5 – 8	23	30	37	kHz	
Standby Operation	T	1		1	1	r	_	
Oscillation Stop FB Voltage	V _{FB(OFF)}		4 – 3	1.40	1.53	1.66	V	3A451 / 51D 3A453 / 53D
	()			1.25	1.37	1.49		3A455 / 55D
Protection								,
Maximum ON Duty	D_{MAX}		8 – 3	70	75	80	%	
Leading Edge Blanking Time	t_{BW}		-	_	330	_	ns	
OCP Compensation Coefficient	DPC		-	_	17.3	_	mV/μs	
OCP Compensation ON Duty	D_{DPC}		1	_	36	_	%	
OCP Threshold Voltage at Zero ON Duty	V _{OCP(L)}		1 – 3	0.735	0.795	0.855	V	
OCP Threshold Voltage at 36% ON Duty	V _{OCP(H)}		1 – 3	0.843	0.888	0.933	V	
OCP Threshold Voltage During LEB (t _{BW})	V _{OCP(LEB)}		1 – 3	_	1.69	_	V	
OLP Threshold Voltage	$V_{FB(OLP)}$		4 – 3	6.8	7.3	7.8	V	
OLP Operation Current	I _{CC(OLP)}	V _{CC} = 12 V	2 – 3	_	260	_	μA	


 $^{^{(1)}\,}V_{CC(BIAS)}\!>V_{CC(OFF)}$ always.

Parameter	Symbol	Conditions	Pins	Min.	Тур.	Max.	Units	Notes
OLP Delay Time	t _{OLP}		_	55	75	90	ms	
FB/OLP Pin Clamp Voltage	V _{FB(CLAMP)}		4 – 3	10.5	11.8	13.5	V	
OVP Threshold Voltage	V _{CC(OVP)}		2 – 3	27.0	29.1	31.2	V	
Thermal Shutdown Operating Temperature	$T_{j(TSD)}$		_	127	145	_	°C	
Thermal Shutdown Hysteresis Temperature	$T_{j(TSD)HYS}$		_	1	80	_	°C	3A4××D
MOSFET								
Drain-to-Source Breakdown Voltage	$V_{\rm DSS}$	$I_{DS} = 300 \; \mu A$	8 – 1	650	_	_	V	
Drain Leakage Current	I_{DSS}	$V_{DS} = V_{DSS} \\$	8 - 1	_	_	300	μΑ	
				_	_	4.0		3A451 / 51D
On Resistance	R _{DS(ON)}	$I_{DS} = 0.4 A$	8 - 1	_	_	1.9	Ω	3A453 / 53D
				_	_	1.1		3A455 / 55D
Switching Time	$t_{ m f}$		8 – 1	_	_	250	ns	
Thermal Resistance	Thermal Resistance							
Channel to Case Thermal	$ heta_{ ext{ch-C}}$		_	_	_	18	°C/W	3A451 / 51D 3A453 / 53D
Resistance ⁽²⁾	ocn-c			_	_	17	°C/W	3A455 / 55D

 $^{^{(2)}}$ $\theta_{\text{ch-C}}$ is thermal resistance between channel and case. Case temperature (T_C) is measured at the center of the case top surface.

3. Performance Curves

3.1 Derating Curves







Figure 3-1 SOA Temperature Derating Coefficient Curve


Figure 3-2 Avalanche Energy Derating Coefficient Curve


3.2 MOSFET Safe Operating Area Curves

When the IC is used, the safe operating area curve should be multiplied by the temperature derating coefficient derived from Figure 3-1. The broken line in the safe operating area curve is the drain current curve limited by on-resistance.


Unless otherwise specified, $T_A = 25$ °C, Single pulse.










3.3 Ambient Temperature versus Power Dissipation Curves










3.4 Transient Thermal Resistance Curves








4. Block Diagram



BD_STR3A400_R1

5. Pin Configuration Definitions



Pin	Name	Descriptions
1	S/OCP	MOSFET source and input of Overcurrent Protection (OCP) signal
2	VCC	Power supply voltage input for control part and input of Overvoltage Protection (OVP) signal
3	GND	Ground
4	FB/OLP	Input of constant voltage control signal and input of Overload Protection (OLP) signal
5		
6	D/ST	MOSEET drain and input of startum augment
7	ואלום	MOSFET drain and input of startup current
8		

6. Typical Application

The PCB traces D/ST pins should be as wide as possible, in order to enhance thermal dissipation.

In applications having a power supply specified such that V_{DS} has large transient surge voltages, a clamp snubber circuit of a capacitor-resistor-diode (CRD) combination should be added on the primary winding P, or a damper snubber circuit of a capacitor (C) or a resistor-capacitor (RC) combination should be added between the D/ST pin and the S/OCP pin.





Figure 6-1 Typical application

7. External Dimensions

• DIP8





1) Dimension is in millimeters


0.89TYP

2) Pb-free. Device composition compliant with the RoHS directive

2.54TYP

0.5±0.1

8. Marking Diagram



9. Operational Description

All of the parameter values used in these descriptions are typical values, unless they are specified as minimum or maximum.

With regard to current direction, "+" indicates sink current (toward the IC) and "-" indicates source current (from the IC).

9.1 Startup Operation

Figure 9-1 shows the circuit around the VCC pin.




Figure 9-1 VCC pin peripheral circuit

The IC incorporates the startup circuit. The circuit is connected to the D/ST pin. When D/ST pin voltage reaches to Startup Circuit Operation Voltage $V_{ST(ON)}=47$ V, the startup circuit starts operation. During the startup process, the constant current, $I_{CC(ST)}=-2.5$ mA, charges C2 at the VCC pin. When VCC pin voltage increases to $V_{CC(ON)}=15.0$ V, the control circuit starts switching operation. During the IC operation, the voltage rectified the auxiliary winding voltage, V_D , of Figure 9-1 becomes a power source to the VCC pin.

After switching operation begins, the startup circuit turns off automatically so that its current consumption becomes zero. The approximate value of auxiliary winding voltage is about 18V, taking account of the winding turns of D winding so that the VCC pin voltage becomes Equation (1) within the specification of input and output voltage variation of power supply.

$$V_{\text{CC(BIAS)}}(\text{max.}) \! < V_{\text{CC}} < \! V_{\text{CC(OVP)}}(\text{min.})$$

$$\Rightarrow$$
10.5 (V) < V_{CC} < 27.0 (V) (1)

The startup time of the IC is determined by C2 capacitor value. The approximate startup time t_{START} is calculated as follows:

$$t_{\text{START}} = C2 \times \frac{V_{\text{CC(ON)}} - V_{\text{CC(INT)}}}{\left| I_{\text{CC(ST)}} \right|}$$
 (2)

where,

 t_{START} : Startup time of the IC (s)

 $V_{CC(INT)}$: Initial voltage on the VCC pin (V)

9.2 Undervoltage Lockout (UVLO)

Figure 9-2 shows the relationship of VCC pin voltage and circuit current I_{CC} . When the VCC pin voltage decreases to $V_{\text{CC(OFF)}} = 8.5 \text{ V}$, the control circuit stops operation by UVLO (Undervoltage Lockout) circuit, and reverts to the state before startup.




Figure 9-2 Relationship between VCC pin voltage and I_{CC}

9.3 Bias Assist Function

By the Bias Assist Function, the startup failure is prevented and the latched state is kept.

The Bias Assist Function is activated in the following condition. Where, $V_{FB(OFF)}$ is the FB/OLP Pin Oscillation Stop Threshold Voltage, $V_{CC(BIAS)}$ is the Startup Current Biasing Threshold Voltage.

• Auto-restart type (STR3A4××D)

When FB pin voltage is $V_{FB(OFF)}$ or less and VCC pin voltage decreases to $V_{CC(BIAS)} = 9.6$ V, the Bias Assist Function is activated.

• Latched shutdown type (STR3A4××)

When VCC pin voltage decreases to $V_{\text{CC(BIAS)}} = 9.6 \text{ V}$ in the following condition, the Bias Assist Function is activated.

FB pin voltage is $V_{\text{FB(OFF)}}$ or less or the IC is in the latched state due to activating the protection function.

When the Bias Assist Function is activated, the VCC pin voltage is kept almost constant voltage, $V_{\text{CC(BIAS)}}$ by

providing the startup current, $I_{\text{CC(ST)}}$, from the startup circuit. Thus, the VCC pin voltage is kept more than $V_{\text{CC(OFF)}}$.

Since the startup failure is prevented by the Bias Assist Function, the value of C2 connected to the VCC pin can be small. Thus, the startup time and the response time of the Overvoltage Protection (OVP) become shorter.

The operation of the Bias Assist Function in startup is as follows. It is necessary to check and adjust the startup process based on actual operation in the application, so that poor starting conditions may be avoided.

Figure 9-3 shows the VCC pin voltage behavior during the startup period. After the VCC pin voltage increases to $V_{\rm CC(ON)}=15.0~\rm V$ at startup, the IC starts the operation. Then circuit current increases and the VCC pin voltage decreases. At the same time, the auxiliary winding voltage, $V_{\rm D}$, increases in proportion to output voltage. These are all balanced to produce the VCC pin voltage.

When the VCC pin voltage is decrease to $V_{\text{CC(OFF)}} = 8.5 \text{ V}$ in startup operation, the IC stops switching operation and a startup failure occurs. When the output load is light at startup, the output voltage may become more than the target voltage due to the delay of feedback circuit. In this case, the FB pin voltage is decreased by the feedback control. When the FB pin voltage decreases to $V_{\text{FB(OFF)}}$ or less, the IC stops switching operation and the VCC pin voltage decreases. When the VCC pin voltage decreases to $V_{\text{CC(BIAS)}}$, the Bias Assist Function is activated and the startup failure is prevented.




Figure 9-3 VCC pin voltage during startup period

9.4 Soft Start Function

Figure 9-4 shows the behavior of VCC pin voltage and drain current during the startup period.

The IC activates the soft start circuitry during the startup period. Soft start time is fixed to around 8.75 ms. during the soft start period, overcurrent threshold is increased step-wisely (7 steps). This function reduces the voltage and the current stress of a power MOSFET and the secondary side rectifier diode.

Since the Leading Edge Blanking Function (refer to

Section 9.6) is deactivated during the soft start period, there is the case that ON time is less than the leading edge blanking time, $t_{\rm BW} = 330$ ns.

After the soft start period, D/ST pin current, I_D , is limited by the Overcurrent Protection (OCP), until the output voltage increases to the target operating voltage. This period is given as $t_{\rm LJM}$.

In case t_{LIM} is longer than the OLP Delay Time, t_{OLP} , the output power is limited by the Overload Protection (OLP) operation.

Thus, it is necessary to adjust the value of output capacitor and the turn ratio of auxiliary winding D so that the t_{LIM} is less than $t_{OLP} = 55$ ms (min.).




Figure 9-4 V_{CC} and I_{D} behavior during startup

9.5 Constant Output Voltage Control

The IC achieves the constant voltage control of the power supply output by using the current-mode control method, which enhances the response speed and provides the stable operation. The FB/OLP pin voltage is internally added the slope compensation at the feedback control (refer to Section 4. Block Diagram), and the target voltage, V_{SC} , is generated. The IC compares the voltage, V_{ROCP} , of a current detection resistor with the target voltage, V_{SC} , by the internal FB comparator, and controls the peak value of V_{ROCP} so that it gets close to V_{SC} , as shown in Figure 9-5 and Figure 9-6.

• Light load conditions

When load conditions become lighter, the output voltage, V_{OUT} , increases. Thus, the feedback current from the error amplifier on the secondary-side also increases. The feedback current is sunk at the FB/OLP pin, transferred through a photo-coupler, PC1, and the FB/OLP pin voltage decreases. Thus, V_{SC} decreases, and the peak value of V_{ROCP} is controlled to be low, and the peak drain current of I_D decreases.

This control prevents the output voltage from increasing.

• Heavy load conditions

When load conditions become greater, the IC performs the inverse operation to that described above. Thus, V_{SC} increases and the peak drain current of I_D increases.

This control prevents the output voltage from decreasing.

In the current mode control method, when the drain current waveform becomes trapezoidal in continuous operating mode, even if the peak current level set by the target voltage is constant, the on-time fluctuates based on the initial value of the drain current.

This results in the on-time fluctuating in multiples of the fundamental operating frequency as shown in Figure 9-7. This is called the subharmonics phenomenon.

In order to avoid this, the IC incorporates the Slope Compensation Function. Because the target voltage is added a down-slope compensation signal, which reduces the peak drain current as the on-duty gets wider relative to the FB/OLP pin signal to compensate $V_{\rm SC}$, the subharmonics phenomenon is suppressed.

Even if subharmonic oscillations occur when the IC has some excess supply being out of feedback control, such as during startup and load shorted, this does not affect performance of normal operation.




Figure 9-5 FB/OLP pin peripheral circuit




Figure 9-6 Drain current, I_D, and FB comparator operation in steady operation




Figure 9-7 Drain current, I_D, waveform in subharmonic oscillation

9.6 Leading Edge Blanking Function

The constant voltage control of output of the IC uses the peak-current-mode control method.

In peak-current-mode control method, there is a case that the power MOSFET turns off due to unexpected response of a FB comparator or Overcurrent Protection (OCP) circuit to the steep surge current in turning on a power MOSFET.

In order to prevent this response to the surge voltage in turning-on the power MOSFET, the Leading Edge Blanking, $t_{BW} = 330$ ns is built-in. During t_{BW} , the OCP threshold voltage becomes $V_{OCP(LEB)} = 1.69$ V in order not to respond to the turn-on drain current surge (refer to Section 9.10).

9.7 Random Switching Function

The IC modulates its switching frequency randomly by superposing the modulating frequency on $f_{\rm OSC(AVG)}$ in normal operation. This function reduces the conduction noise compared to others without this function, and simplifies noise filtering of the input lines of power supply.

9.8 Automatic Standby Function

The IC has Automatic Standby Function to achieve higher efficiency at light load. In order to reduce the switching loss, the Automatic Standby Function automatically changes the oscillation mode to green mode or burst oscillation mode (refer to Figure 9-8).

When the output load becomes lower, FB/OLP pin voltage decreases. When the FB/OLP pin voltage decreases to $V_{FB(FDS)}$ or less, the green mode is activated and the oscillation frequency starts decreasing. When the FB/OLP pin voltage becomes $V_{FB(FDE)}$, the oscillation frequency stops decreasing (refer to Table 9-1). At this point, the oscillation frequency becomes $f_{OSC(MIN)} = 30$ kHz. When the FB/OLP pin voltage further decreases

and becomes the standby operation point, the burst oscillation mode is activated. As shown in Figure 9-9, the burst oscillation mode consists of the switching period and the non-switching period. The oscillation frequency during the switching period is the Minimum Frequency, $f_{\rm OSC(MIN)} = 30~\rm kHz$.




Figure 9-8 Relationship between Po and fosc

Table 9-1 FB/OLP Pin Starting and Ending Voltage of Frequency Decreasing

Products	V _{FB(FDS)} (Typ.)	V _{FB(FDE)} (Typ.)
STR3A451 / 51D STR3A453 / 53D	3.30 V	3.00 V
STR3A455 / 55D	3.00 V	2.62 V




Figure 9-9 Switching waveform at burst oscillation

Generally, in order to improve efficiency under light load conditions, the frequency of the burst mode becomes just a few kilohertz. Because the IC suppresses the peak drain current well during burst mode, audible noises can be reduced.

The IC has some detection delay time. The higher the AC input voltage is, the steeper the slope of the drain current, I_D is. Thus, the peak of I_D at automatic standby mode becomes high at a high AC input voltage.

It is necessary to consider that the burst frequency becomes low at a high AC input.

If VCC pin voltage decreases to $V_{\text{CC(BIAS)}} = 9.6 \text{ V}$ during the transition to the burst mode, Bias Assist Function is activated and stabilizes the standby mode, because the Startup Current, $I_{\text{CC(ST)}}$, is provided to the VCC pin so that the VCC pin voltage does not decrease to $V_{\text{CC(OFF)}}$. However, if the Bias Assist Function is always activated during steady-state operation including

standby mode, the power loss increases. Therefore, the VCC pin voltage should be more than $V_{\text{CC(BIAS)}}$, for example, by adjusting the turns ratio of the auxiliary winding and the secondary-side winding and/or reducing the value of R2 in Figure 10-2 (refer to Section 10.1).

9.9 Step Drive Control

Figure 9-10 shows a flyback control circuit. The both end of secondary rectification diode (D51) is generated surge voltage when a power MOSFET turns on. Thus, V_{RM} of D51 should be set in consideration of the surge.

The IC optimally controls the gate drive of the internal power MOSFET (Step drive control) depending on the load condition. The step drive control reduces the surge voltage of D51 when the power MOSFET turns on (See Figure 9-11). Since V_{RM} of D51 can be set to lower value than usual, the price reduction and the increasing circuit efficiency are achieved by using a diode of low $V_{\rm F}$.




Figure 9-10 Flyback control circuit




Figure 9-11 I_D and V_{D51} waveforms

9.10 Overcurrent Protection (OCP)

9.10.1 OCP Operation

Overcurrent Protection (OCP) detects each drain peak current level of a power MOSFET on pulse-by-pulse basis, and limits the output power when the current level reaches to OCP threshold voltage.

During Leading Edge Blanking Time, the OCP threshold voltage becomes $V_{\text{OCP(LEB)}} = 1.69 \text{ V}$ which is higher than the normal OCP threshold voltage as shown in Figure 9-12. Changing to this threshold voltage prevents the IC from responding to the surge voltage in turning-on the power MOSFET. This function operates as protection at the condition such as output windings shorted or unusual withstand voltage of secondary-side rectifier diodes.

When the power MOSFET turns on, the surge voltage width of the S/OCP pin should be less than t_{BW} , as shown in Figure 9-12. In order to prevent surge voltage, pay extra attention to R_{OCP} trace layout (refer to Section 10.2). In addition, if a C (RC) damper snubber of Figure 9-13 is used, reduce the capacitor value of damper snubber.




Figure 9-12 S/OCP pin voltage




Figure 9-13 Damper snubber

9.10.2 OCP Input Compensation Function

ICs with PWM control usually have some propagation delay time. The steeper the slope of the actual drain current at a high AC input voltage is, the larger the detection voltage of actual drain peak current is, compared to $V_{\rm OCP}$. Thus, the peak current has some variation depending on AC input voltage in OCP state. In order to reduce the variation of peak current in OCP state, the IC has Input Compensation Function.

This function corrects OCP threshold voltage depending on the AC input voltage, as shown in Figure 9-14.

When the AC input voltage is low (ON Duty is broad), the OCP threshold voltage is controlled to become high. The difference of peak drain current become small compared with the case where the AC input voltage is high (ON Duty is narrow).

The compensation signal depends on ON Duty. The relation between the ON Duty and the OCP threshold voltage after compensation V_{OCP} ' is expressed as Equation (3). When ON Duty is broader than 36 %, the V_{OCP} ' becomes a constant value $V_{\text{OCP}(H)} = 0.888 \text{ V}$




Figure 9-14 Relationship between ON Duty and Drain Current Limit after compensation

$$V_{OCP}' = V_{OCP(L)} + DPC \times ONTime$$

$$= V_{OCP(L)} + DPC \times \frac{ONDuty}{f_{OSC(AVG)}}$$
(3)

where,

V_{OCP(L)}: OCP Threshold Voltage at Zero ON Duty (V) DPC: OCP Compensation Coefficient (mV/μs) ONTime: On-time of power MOSFET (μs) ONDuty: On duty of power MOSFET (%)

f_{OSC(AVG)}: Average PWM Switching Frequency (kHz)

9.10.3 Overload Protection (OLP)

Figure 9-15 shows the FB/OLP pin peripheral circuit, and Figure 9-16 shows each waveform for Overload Protection (OLP) operation.




Figure 9-15 FB/OLP pin peripheral circuit




Figure 9-16 OLP operational waveforms

When the peak drain current of I_D is limited by Overcurrent Protection operation, the output voltage, V_{OUT} , decreases and the feedback current from the secondary photo-coupler becomes zero. Thus, the feedback current, I_{FB} , charges C5 connected to the FB/OLP pin and FB/OLP pin voltage increases. When the FB/OLP pin voltage increases to $V_{FB(OLP)} = 7.3~V$ or more for the OLP delay time, $t_{OLP} = 75~m$ s or more, the OLP is activated, the IC stops switching operation.

During OLP operation, the intermittent operation by VCC pin voltage repeats and reduces the stress of parts such as a power MOSFET and secondary side rectifier diodes.

When the OLP is activated, the IC stops switching operation, and the VCC pin voltage decreases.

During OLP operation, the Bias Assist Function is disabled. When the VCC pin voltage decreases to $V_{\text{CC(OFF)SKP}}$ (about 9 V), the startup current flows, and the VCC pin voltage increases. When the VCC pin voltage increases to $V_{\text{CC(ON)}}$, the IC starts operation, and

the circuit current increases. After that, the VCC pin voltage decreases. When the VCC pin voltage decreases to $V_{\text{CC(OFF)}} = 8.5 \text{ V}$, the control circuit stops operation.

Skipping the UVLO operation of $V_{\text{CC(OFF)}}$ (refer to Section 9.2), the intermittent operation makes the non-switching interval longer and restricts the temperature rise of the power MOSFET.

When the abnormal condition is removed, the IC returns to normal operation automatically.

9.10.4 Overvoltage Protection (OVP)

When a voltage between the VCC pin and the GND pin increases to $V_{\text{CC(OVP)}} = 29.1 \text{ V}$ or more, Overvoltage Protection (OVP) is activated. The IC has two operation types of OVP. One is latched shutdown. The other is auto-restart.

When VCC pin voltage is provided by using auxiliary winding of transformer, the VCC pin voltage is proportional to output voltage. Thus, the VCC pin can detect the overvoltage conditions such as output voltage detection circuit open. The approximate value of output voltage $V_{\rm OUT(OVP)}$ in OVP condition is calculated by using Equation (4).

$$V_{\text{OUT(OVP)}} = \frac{V_{\text{OUT(NORMAL)}}}{V_{\text{CC(NORMAL)}}} \times 29.1 \text{ (V)}$$
(4)

where.

 $V_{OUT(NORMAL)}$: Output voltage in normal operation $V_{CC(NORMAL)}$: VCC pin voltage in normal operation

• Latched Shutdown type: STR3A4××

When the OVP is activated, the IC stops switching operation at the latched state. In order to keep the latched state, when VCC pin voltage decreases to $V_{\text{CC(BIAS)}}$, the Bias Assist Function is activated and the VCC pin voltage is kept to over the $V_{\text{CC(OFF)}}$.

Releasing the latched state is done by turning off the input voltage and by dropping the VCC pin voltage below $V_{\text{CC(OFF)}}$.

• Auto-Restart Type: STR3A4××D

When the OVP is activated, the IC stops switching operation. During OVP operation, the Bias Assist Function is disabled, the intermittent operation by the UVLO is repeated (refer to Section 9.10.3). When the fault condition is removed, the IC returns to normal operation automatically (refer to Figure 9-17).




Figure 9-17 OVP operational waveforms

9.10.5 Thermal Shutdown (TSD)

When the temperature of control circuit increases to $T_{j(TSD)} = 145~^{\circ}\text{C}$ or more, Thermal Shutdown (TSD) is activated. The IC has two operation types of TSD. One is latched shutdown, the other is auto-restart.

• Latched Shutdown type: STR3A4××

When TSD is activated, the IC stops switching operation at the latched state. In order to keep the latched state, when VCC pin voltage decreases to $V_{\text{CC(BIAS)}}$, the Bias Assist Function is activated and the VCC pin voltage is kept to over $V_{\text{CC(OFF)}}$.

Releasing the latched state is done by turning off the input voltage and by dropping the VCC pin voltage below $V_{\text{CC(OFF)}}$.

• Auto-Restart Type: STR3A4××D

Figure 9-18 shows the TSD operational waveforms. This type has the thermal hysteresis of TSD.

When TSD is activated, and the IC stops switching operation. After that, VCC pin voltage decreases. When the VCC pin voltage decreases to $V_{\text{CC(BIAS)}}$, the Bias Assist Function is activated and the VCC pin voltage is kept to over the $V_{\text{CC(OFF)}}$.

When the temperature reduces to less than $T_{\rm J(TSD)}-T_{\rm J(TSD)HYS}$, the Bias Assist Function is disabled and the VCC pin voltage decreases to $V_{\rm CC(OFF)}$. At that time, the IC stops operation and reverts to the state before startup. After that, the startup circuit is activated, the VCC pin voltage increases to $V_{\rm CC(ON)}$, and the IC starts switching operation again.

In this way, the intermittent operation by the TSD and the UVLO is repeated while there is an excess thermal condition.

When the fault condition is removed, the IC returns to normal operation automatically.




Figure 9-18 TSD operational waveforms

10. Design Notes

10.1 External Components

Take care to use properly rated, including derating as necessary and proper type of components.




Figure 10-1 The IC peripheral circuit

10.1.1 Input and Output Electrolytic Capacitor

Apply proper derating to ripple current, voltage, and temperature rise. Use of high ripple current and low impedance types, designed for switch mode power supplies, is recommended.

10.1.2 S/OCP Pin Peripheral Circuit

In Figure 10-1, $R_{\rm OCP}$ is the resistor for the current detection. Since high frequency switching current flows to $R_{\rm OCP}$, choose the resistor of low inductance and high power dissipation capability.

10.1.3 VCC Pin Peripheral Circuit

The value of C2 in Figure 10-1 is generally recommended to be 10 μF to 47 μF (refer to Section 9.1 Startup Operation, because the startup time is determined by the value of C2)

In actual power supply circuits, there are cases in which the VCC pin voltage fluctuates in proportion to the output current, I_{OUT} (see Figure 10-2), and the Overvoltage Protection (OVP) on the VCC pin may be activated. This happens because C2 is charged to a peak voltage on the auxiliary winding D, which is caused by the transient surge voltage coupled from the primary winding when the power MOSFET turns off. For alleviating C2 peak charging, it is effective to add some value R2, of several tenths of ohms to several ohms, in series with D2 (see Figure 10-1). The optimal value of R2 should be determined using a transformer matching what will be used in the actual application, because the variation of the auxiliary winding voltage is affected by the transformer structural design.




Figure 10-2 Variation of VCC pin voltage and power

10.1.4 FB/OLP Pin Peripheral Circuit

C3 (see Figure 10-1) is for high frequency noise rejection and phase compensation, and should be connected close to the FB/OLP pin and the GND pin. The value of C3 is recommended to be about 2200 pF to 0.01 $\mu F,\,$ and should be selected based on actual operation in the application.

10.1.5 Snubber Circuit

In case the serge voltage of V_{DS} is large, the circuit should be added as follows (see Figure 10-1);

- A clamp snubber circuit of a capacitor-resistor- diode (CRD) combination should be added on the primary winding P.
- A damper snubber circuit of a capacitor (C) or a resistor-capacitor (RC) combination should be added between the D/ST pin and the S/OCP pin.

 In case the damper snubber circuit is added this

In case the damper snubber circuit is added, this components should be connected near D/ST pin and S/OCP pin.

10.1.6 Peripheral Circuit of Secondary-side Shunt Regulator

Figure 10-3 shows the secondary-side detection circuit with the standard shunt regulator IC (U51).

C52 and R53 are for phase compensation. The value of C52 and R53 are recommended to be around 0.047 μF to 0.47 μF and 4.7 $k\Omega$ to 470 $k\Omega,$ respectively. They should be selected based on actual operation in the application.




Figure 10-3 Peripheral circuit of secondary-side shunt regulator (U51)

10.1.7 Transformer

Apply proper design margin to core temperature rise by core loss and copper loss.

Because the switching currents contain high frequency currents, the skin effect may become a consideration. Choose a suitable wire gauge in consideration of the

RMS current and a current density of 4 to 6 A/mm². If measures to further reduce temperature are still necessary, the following should be considered to increase the total surface area of the wiring:

- Increase the number of wires in parallel.
- Use litz wires.
- Thicken the wire gauge.

In the following cases, the surge of VCC pin voltage becomes high.

- The surge voltage of primary main winding, P, is high (low output voltage and high output current power supply designs)
- The winding structure of auxiliary winding, D, is susceptible to the noise of winding P.

When the surge voltage of winding D is high, the VCC pin voltage increases and the Overvoltage Protection (OVP) may be activated. In transformer design, the following should be considered;

- The coupling of the winding P and the secondary output winding S should be maximized to reduce the leakage inductance.
- The coupling of the winding D and the winding S should be maximized.
- The coupling of the winding D and the winding P should be minimized.

In the case of multi-output power supply, the coupling of the secondary-side stabilized output winding, S1, and the others (S2, S3…) should be maximized to improve the line-regulation of those outputs

Figure 10-4 shows the winding structural examples of two outputs.


• Winding structural example (a):

S1 is sandwiched between P1 and P2 to maximize the coupling of them for surge reduction of P1 and P2. D is placed far from P1 and P2 to minimize the coupling to the primary for the surge reduction of D.


• Winding structural example (b)

P1 and P2 are placed close to S1 to maximize the coupling of S1 for surge reduction of P1 and P2.

D and S2 are sandwiched by S1 to maximize the coupling of D and S1, and that of S1 and S2. This structure reduces the surge of D, and improves the line-regulation of outputs.



Winding structural example (a)



Winding structural example (b)

Figure 10-4 Winding structural examples

10.2 PCB Trace Layout and Component Placement

Since the PCB circuit trace design and the component layout significantly affects operation, EMI noise, and power dissipation, the high frequency PCB trace should be low impedance with small loop and wide trace. In addition, the ground traces affect radiated EMI noise, and wide, short traces should be taken into account.

Figure 10-5 shows the circuit design example.

(1) Main Circuit Trace Layout

This is the main trace containing switching currents, and thus it should be as wide trace and small loop as possible.

If C1 and the IC are distant from each other, placing a capacitor such as film capacitor (about $0.1~\mu F$ and with proper voltage rating) close to the transformer or the IC is recommended to reduce impedance of the high frequency current loop.

(2) Control Ground Trace Layout

Since the operation of the IC may be affected from the large current of the main trace that flows in control ground trace, the control ground trace should be separated from main trace and connected at a single point grounding of point A in Figure 10-5 as close to the R_{OCP} pin as possible.

(3) VCC Trace Layout:

This is the trace for supplying power to the IC, and thus it should be as small loop as possible. If C2 and the IC are distant from each other, placing a capacitor such as film capacitor $C_{\rm f}$ (about 0.1 μF to 1.0 μF) close to the VCC pin and the GND pin is recommended.

(4) R_{OCP} Trace Layout

 $R_{\rm OCP}$ should be placed as close as possible to the S/OCP pin. The connection between the power ground of the main trace and the IC ground should be at a single point ground (point A in Figure 10-5) which is close to the base of $R_{\rm OCP}$.

(5) FB/OLP Trace Layout

The components connected to FB/OLP pin should be as close to FB/OLP pin as possible. The trace between the components and FB/OLP pin should be as short as possible.

(6) Secondary Rectifier Smoothing Circuit Trace Layout:

This is the trace of the rectifier smoothing loop, carrying the switching current, and thus it should be as wide trace and small loop as possible. If this trace is thin and long, inductance resulting from the loop may increase surge voltage at turning off the power MOSFET. Proper rectifier smoothing trace layout helps to increase margin against the power MOSFET breakdown voltage, and reduces stress on the clamp snubber circuit and losses in it.

(7) Thermal Considerations

Because the power MOSFET has a positive thermal coefficient of $R_{DS(ON)}$, consider it in thermal design. Since the copper area under the IC and the D/ST pin trace act as a heatsink, its traces should be as wide as possible.




Figure 10-5 Peripheral circuit example around the IC

11. Pattern Layout Example

The following show the two outputs PCB pattern layout example and the schematic of circuit using STR3A400 series. The PCB pattern layout example is made usable to other ICs in common. The parts in Figure 11-2 are only used.




Figure 11-1 PCB circuit trace layout example




Figure 11-2 Circuit schematic for PCB circuit trace layout

12. Reference Design of Power Supply

As an example, the following show the power supply specification, the circuit schematic, the bill of materials, and the transformer specification.

• Power supply specification

IC	STR3A453D
Input voltage	85VAC to 265VAC
Maximum output power	34.8 W (40.4 W peak)
Output 1	8 V / 0.5 A
Output 2	14 V / 2.2 A (2.6 A peak)

• Circuit schematic Refer to Figure 11-2

• Bill of materials

Symbol	Part type	Ratings ⁽¹⁾	Recommended Sanken Parts	Symbol	l	Part type	Ratings ⁽¹⁾	Recommended Sanken Parts
F1	Fuse	250 VAC , 3 A		L51		Inductor	Short	
L1 (2)	CM inductor	3.3 mH		L52		Inductor	Short	
TH1 (2)	NTC thermistor	Short		D51		Schottky	60 V, 1.5 A	EK16
D1	General	600 V, 1 A	EM01A	D52		Schottky	100V, 10A	FMEN-210A
D2	General	600 V, 1 A	EM01A	C51	(2)	Electrolytic	680 μF, 25 V	
D3	General	600 V, 1 A	EM01A	C52	(2)	Ceramic	0.1 μF, 50 V	
D4	General	600 V, 1 A	EM01A	C53	(2)	Electrolytic	680 μF, 25 V	
D5	General	800 V, 1.2 A	SARS01	C54		Electrolytic	470 μF, 16 V	
D6	Fast recovery	200 V, 1 A	AL01Z	C55	(2)	Electrolytic	Open	
C1 (2)	Film, X2	0.1 μF, 275 V		C56	(2)	Ceramic	Open	
C2 (2)	Electrolytic	Open		C57	(2)	Ceramic	Open	
C3	Electrolytic	150 μF, 400 V		R51		General	Open	
C4	Ceramic	1000 pF, 2 kV		R52		General	1.5 kΩ	
C5	Electrolytic	22 μF, 50 V		R53	(2)	General	100 kΩ	
C6 (2)	Ceramic	0.01 μF		R54		General, 1%	Open	
C7 (2)	Ceramic	Open		R55		General, 1%	Open	
C8 (2)	Ceramic	15 pF, 2 kV		R56		General, 1%	10 kΩ	
C9	Ceramic, Y1	2200 pF, 250 V		R57		General	Open	
C10 (2)	Ceramic	Open		R58		General	1 kΩ	
C11 (2)	Ceramic	Open		R59	(2)	General	6.8 kΩ	
R1 (3)	Metal oxide	330 kΩ, 1 W		R60		General, 1%	39 kΩ	
R2 (2)	General	10 Ω		R61		General	Open	
R3 (2)	General	0.47 Ω, 1/2 W		R62	(2)	General	Open	
R4 (2)	General	47 Ω, 1 W		R63	(2)	General	Open	
R5 (3)	Metal oxide	Open		JW51			Short	
PC1	Photo-coupler	PC123 or equiv		JW52			Short	
U1	IC	_	STR3A453D	JW53			Short	
T1	Transformer	See the specification		U51		Shunt regulator	V _{REF} = 2.5 V TL431 or equiv	TL431or equiv

⁽¹⁾ Unless otherwise specified, the voltage rating of capacitor is 50 V or less and the power rating of resistor is 1/8 W or less.

⁽²⁾ It is necessary to be adjusted based on actual operation in the application.

⁽³⁾ Resistors applied high DC voltage and of high resistance are recommended to select resistors designed against electromigration or use combinations of resistors in series to reduce applied voltage to each of them, according to the requirement of the application.


• Transformer specification Primary inductance, L_P : 518 μH

Core size: EER-28

Al-value: 245 nH/N2 (Center gap of about 0.56 mm)

Winding specification

Winding	Symbol	Number of turns (T)	Wire diameter (mm)	Construction
Primary winding	P1	18	$\phi~0.23\times2$	Single-layer, solenoid winding
Primary winding	P2	28	φ 0.30	Single-layer, solenoid winding
Auxiliary winding	D	12	$\phi~0.30\times2$	Solenoid winding
Output 1 winding	S1-1	6	$\phi 0.4 \times 2$	Solenoid winding
Output 1 winding	S1-2	6	$\phi 0.4 \times 2$	Solenoid winding
Output 2 winding	S2-1	4	$\phi 0.4 \times 2$	Solenoid winding
Output 2 winding	S2-2	4	$\phi 0.4 \times 2$	Solenoid winding



Cross-section view

•: Start at this pin

Important Notes

- All data, illustrations, graphs, tables and any other information included in this document (the "Information") as to Sanken's products listed herein (the "Sanken Products") are current as of the date this document is issued. The Information is subject to any change without notice due to improvement of the Sanken Products, etc. Please make sure to confirm with a Sanken sales representative that the contents set forth in this document reflect the latest revisions before use.
- The Sanken Products are intended for use as components of general purpose electronic equipment or apparatus (such as home appliances, office equipment, telecommunication equipment, measuring equipment, etc.). Prior to use of the Sanken Products, please put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken. When considering use of the Sanken Products for any applications that require higher reliability (such as transportation equipment and its control systems, traffic signal control systems or equipment, disaster/crime alarm systems, various safety devices, etc.), you must contact a Sanken sales representative to discuss the suitability of such use and put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken, prior to the use of the Sanken Products. The Sanken Products are not intended for use in any applications that require extremely high reliability such as: aerospace equipment; nuclear power control systems; and medical equipment or systems, whose failure or malfunction may result in death or serious injury to people, i.e., medical devices in Class III or a higher class as defined by relevant laws of Japan (collectively, the "Specific Applications"). Sanken assumes no liability or responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, resulting from the use of the Sanken Products in the Specific Applications or in manner not in compliance with the instructions set forth herein.
- In the event of using the Sanken Products by either (i) combining other products or materials or both therewith or (ii) physically, chemically or otherwise processing or treating or both the same, you must duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.
- Although Sanken is making efforts to enhance the quality and reliability of its products, it is impossible to completely avoid the occurrence of any failure or defect or both in semiconductor products at a certain rate. You must take, at your own responsibility, preventative measures including using a sufficient safety design and confirming safety of any equipment or systems in/for which the Sanken Products are used, upon due consideration of a failure occurrence rate and derating, etc., in order not to cause any human injury or death, fire accident or social harm which may result from any failure or malfunction of the Sanken Products. Please refer to the relevant specification documents and Sanken's official website in relation to derating.
- No anti-radioactive ray design has been adopted for the Sanken Products.
- The circuit constant, operation examples, circuit examples, pattern layout examples, design examples, recommended examples, all information and evaluation results based thereon, etc., described in this document are presented for the sole purpose of reference of use of the Sanken Products.
- Sanken assumes no responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, or any possible infringement of any and all property rights including intellectual property rights and any other rights of you, users or any third party, resulting from the Information.
- No information in this document can be transcribed or copied or both without Sanken's prior written consent.
- Regarding the Information, no license, express, implied or otherwise, is granted hereby under any intellectual property rights and any other rights of Sanken.
- Unless otherwise agreed in writing between Sanken and you, Sanken makes no warranty of any kind, whether express or implied, including, without limitation, any warranty (i) as to the quality or performance of the Sanken Products (such as implied warranty of merchantability, and implied warranty of fitness for a particular purpose or special environment), (ii) that any Sanken Product is delivered free of claims of third parties by way of infringement or the like, (iii) that may arise from course of performance, course of dealing or usage of trade, and (iv) as to the Information (including its accuracy, usefulness, and reliability).
- In the event of using the Sanken Products, you must use the same after carefully examining all applicable environmental laws and regulations that regulate the inclusion or use or both of any particular controlled substances, including, but not limited to, the EU RoHS Directive, so as to be in strict compliance with such applicable laws and regulations.
- You must not use the Sanken Products or the Information for the purpose of any military applications or use, including but not limited to the development of weapons of mass destruction. In the event of exporting the Sanken Products or the Information, or providing them for non-residents, you must comply with all applicable export control laws and regulations in each country including the U.S. Export Administration Regulations (EAR) and the Foreign Exchange and Foreign Trade Act of Japan, and follow the procedures required by such applicable laws and regulations.
- Sanken assumes no responsibility for any troubles, which may occur during the transportation of the Sanken Products including the falling thereof, out of Sanken's distribution network.
- Although Sanken has prepared this document with its due care to pursue the accuracy thereof, Sanken does not warrant that it is error free and Sanken assumes no liability whatsoever for any and all damages and losses which may be suffered by you resulting from any possible errors or omissions in connection with the Information.
- Please refer to our official website in relation to general instructions and directions for using the Sanken Products, and refer to the relevant specification documents in relation to particular precautions when using the Sanken Products.
- All rights and title in and to any specific trademark or tradename belong to Sanken and such original right holder(s).

DSGN-CEZ-16003