

STRH40N6

Datasheet

Rad-Hard 60 V, 30 A, N-channel Power MOSFET

Features

V _{DS}	۱ _D	R _{DS(on)} typ.	Qg
60 V	30 A	36 mΩ	43 nC

Fast switching

- 100 % avalanche tested
- Hermetic package
- 50 krad TID
- SEE radiation hardened

Description

The STRH40N6 is a N-channel Power MOSFET able to operate under severe environment conditions and radiation exposure. It provides high reliability performance and immunity to the total ionizing dose (TID) and single event effects (SEE).

Qualified as per ESCC detail specification No. 5205/024 and available in SMD.5 hermetic package it is specifically recommended for space and harsh environment applications and suitable for in-Satellite power conversion, motor control and power switch circuits.

In case of discrepancies between this datasheet and the relevant agency specification, the latter takes precedence.

Device summary


Product summary						
Part numbers	Quality level	ESCC Part number	Package	Lead finish	Radiation level	
STRH40N6S1	Engineering model	5005/004		Gold	-	
STRH40N6SG	ESCC	5205/024	SMD.5		50 krad	
STRH40N6ST	flight			Solder-dip	JU KIAU	

Note:

See Table 8 for ordering information.

SMD.5

3



Product status link	
STRH40N6	



1 Electrical ratings

Table	1. Absolut	te maximum	ratings
10010			ratinge

Symbol	Parameter	Value	Unit
V _{DS} ⁽¹⁾	Drain-source voltage (V _{GS} = 0)	60	V
V _{GS} ⁽²⁾	Gate-source voltage	±20	V
1_	Drain current (continuous)	30	А
Ι _D	Drain current (continuous) at T _{amb} = 100 °C	19	А
I _{DM} ⁽³⁾	Drain current (pulsed)	120	А
P _{TOT}	Total dissipation at T _C = 25 $^{\circ}$ C	75	W
P _{TOT}	Total dissipation at $T_a = 25 \text{ °C}$	2.5	W
dv/dt ⁽⁴⁾	Peak diode recovery voltage slope	2.5	V/ns
T _{op}	Operating temperature range	-55 to 150	°C
Tj	Max. operating junction temperature range	150	°C

1. This rating is guaranteed at $T_J \ge 25$ °C (see Figure 9).

2. This value is guaranteed over the full range of temperature.

3. Pulse width limited by safe operating area.

4. $I_{SD} \leq 40 \text{ A}, \text{ di/dt} \leq 1060 \text{ A/}\mu\text{s}, V_{DD} = 80 \text{ \%}V_{(BR)DSS}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	1.67	°C/W
R _{thJA}	Thermal resistance, junction-to-ambient	50	°C/W



2 Avalanche data

Table	3. Ava	lanche	data

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max.)	15	A
E _{AS}	Single pulse avalanche energy (starting T _j = 25 °C, I _D = 20 A, V _{DD} = 40 V)	354	— mJ
E _{AS}	Single pulse avalanche energy (starting T_j = 110 °C, I_D = 20 A, V_{DD} = 40 V)	105	- 115
	Repetitive avalanche (V _{DD} = 50 V, I _{AR} = 17.5 A, f = 10 KHz, T_J = 25 °C, duty cycle = 50 %)	20	
E _{AR}	Repetitive avalanche (V _{DD} = 40 V, I _{AR} = 15 A, f = 100 KHz, T _J = 25 °C, duty cycle = 10 %)	1.3	mJ
	Repetitive avalanche (V _{DD} = 40 V, I _{AR} = 15 A, f = 100 KHz, T _J = 110 °C, duty cycle = 10 %)	0.4	

1. Maximum rating value.



3 Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Max.	Uni	
	Zero gate voltage drain current	80 % V _{(BR)DSS}		10	μA	
IDSS	(V _{GS} = 0)	80 % V _{(BR)DSS} , T _C = 125 °C		100	μA	
		V _{GS} = 20 V		100		
	Gate body leakage current,	V _{GS} = -20 V	-100			
I _{GSS}	(V _{DS} = 0)	V _{GS} = -20 V, T _C = 125 °C		200	nA	
		V _{GS} = 20 V, T _C = 125 °C	-200			
V _{(BR)DSS} ⁽¹⁾	Drain-to-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	60		V	
		$V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$	2	4.5		
V _{GS(th)}	Gate threshold voltage	V_{DS} = V_{GS} , I_D = 1 mA, T_C = 125 °C	1.5	3.7	V	
		V_{DS} = V_{GS} , I_D = 1 mA, T_C = -55 °C	2.1	5.5		
P		V _{GS} = 12 V, I _D = 15 A		0.045		
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 12 V, I _D = 15 A, T _a = 125 °C		0.076	Ω	
C _{iss}	Input capacitance		1312	1968	pl	
C _{oss} ⁽²⁾	Output capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V		421	pł	
C _{rss}	Reverse transfer capacitance			167	pł	
Qg	Total gate charge			52	nC	
Q _{gs}	Gate-to-source charge	V_{DD} = 30 V, I _D = 40 A, V_{GS} = 12 V	9	13	nC	
Q _{gd}	Gate-to-drain ("Miller") charge	-	12	18	nC	
t _{d(on)}	Turn-on delay time		13	21		
t _r	Rise time		26	92		
t _{d(off)}	Turn-off delay time	V_{DD} = 30 V, I _D = 20 A, R _G = 4.7 Ω, V _{GS} = 12 V	18	48	ns	
t _f	Fall time	-	7	16		
I _{SD}	Source-drain current			30	A	
I _{SDM} ⁽³⁾	Source-drain current (pulsed)			120	A	
(4)		I_{SD} = 30 A, V_{GS} = 0 V		1.5		
V _{SD} ⁽⁴⁾	Diode forward voltage	I_{SD} = 30 A, V_{GS} = 0 V, T_a = 125 °C		1.275	V	
t _{rr} ⁽²⁾	Reverse recovery time	I_{SD} = 40 A, di/dt = 100 A/µs, V _{DD} = 48 V, T _j = 25 °C	288	432		
t _{rr} ⁽²⁾	Reverse recovery time	I _{SD} = 40 A, di/dt = 100 A/μs, V _{DD} = 48 V, T _i = 150 °C	352	529		

Table 4. Electrical characteristics (T_{amb} = 25 °C unless otherwise specified)

1. This rating is guaranteed at $T_J \ge 25$ °C (see Figure 9. Normalized $V_{(BR)DSS}$ vs temperature).

2. Not tested in production, garanteed by process.

3. Pulse width limited by safe operating area.

4. Pulsed: pulse duration = 300 μ s, duty cycle \leq 1.5%



4 Radiation characteristics

This products is guaranteed in radiation as per ESCC 5205/024 and ESCC 22900 specification at 50 krad. Each lot tested in radiation is accepted according to the characteristics as per Table 5.

4.1 Total dose radiation (TID) testing

The bias with V_{GS} = + 15 V and V_{DS} = 0 V is applied during irradiation exposure.

The parameters listed in Table 5 are measured:

- Before irradiation
- After irradiation
- After 24 hrs at room temperature
- after 168 hrs at 100 °C anneal

Table 5. Post-irradiation electrical characteristics (T_{amb} = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Drift values ∆	Unit
I _{DSS}	Zero gate voltage drain current (V_{GS} = 0)	80 % V _{(BR)DSS}	+20	μA
	Cate body loakage current $(1/20)$	V _{GS} = 20 V	1.5	nA
IGSS	I _{GSS} Gate body leakage current, (V _{DS} = 0)	V _{GS} = -20 V	-1.5	
V _{(BR)DSS}	Drain-to-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	-20%	V
V _{GS(th)}	Gate threshold voltage	V_{DS} = V_{GS} , I_D = 1 mA	-60% / +20%	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 20 A	±10%	Ω
V_{SD}	Diode forward voltage	I _{SD} = 40 A, V _{GS} = 0 V	±5%	V

1. Pulsed: pulse duration = 300 μ s, duty cycle \leq 1.5%



4.2 Single event effect RBSOA

The STRH40N6 is extremely resistant to heavy ions exposure as per MIL-STD-750E, test method 1080, bias circuit of Figure 2.

SEB and SEGR tests are performed with a fluence of 3e+5 ions/cm² with the following acceptance criteria:

- SEB test: drain voltage checked, trigger level is set to VDS = 5 V. Stop condition: as soon as a SEB occurs or if the fluence reaches 3e+5 ions/cm².
- SEGR test: the gate current is monitored every 200 ms. A gate stress is performed before and after irradiation. Stop condition: as soon as the gate current reaches 100 nA (during irradiation or during PIGS test) or if the fluence reaches 3e+5 ions/cm².

Table 6. Single event effect (SEE), reverse biased safe operating area (RBSOA)

lon	Let (Mev/(mg/cm ²)	Energy (MeV)	Range (μm)
Kr	32	768	94
Br	38	300	38
I	61	330	31

Figure 1. Single event effect, RBSOA






Figure 2. Single event effect, bias circuit



DS7070 - Rev 14










Figure 5. Output characteristics





Figure 6. Transfer characteristics









Figure 9. Normalized V(BR)DSS vs temperature






Figure 8. Capacitance variations HV33030 С (pF) Ciss 1000 Coss 100 Crss 10 0.1 1 10 VDS(V)

Figure 10. Static drain-source on-resistance





Figure 12. Normalized on-resistance vs temperature






Figure 13. Source drain-diode forward characteristics

6 Test circuits

57/

Figure 14. Switching times test circuit for resistive load








Figure 15. Source drain diode waveform









7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

7.1 SMD.5 package information




Figure 17. SMD.5 package outline

Table 7. SMD.5 package mechanical data

Dim.		mm	
Dini.	Min.	Тур.	Max.
А	2.84		3.30
A1	0.25	0.38	0.51
b	7.13	7.26	7.39
b1	5.58	5.72	5.84
b2	2.28	2.41	2.54
b3	2.92	3.05	3.18
D	10.03	10.16	10.28
D1	0.76		
E	7.39	7.52	7.64
е		1.91	

Note:

The lid is not connected to any pin.



8 Order codes

Part number	Agency specification	Quality level	Radiation level	Package	Weight	Lead finish	Marking ⁽¹⁾	Packing
STRH40N6S1	-	Engineering model	-		1 g	Gold	STRH40N6S1	Strip pack
STRH40N6SG	5205/024/01	ESCC	50 krad	SMD.5			520502401F	
STRH40N6ST	5205/024/02	flight	SU KIAU			Solder-dip	520502402F	

Table 8. Ordering information

 Specific marking only. The full marking includes in addition: For the Engineering Models: ST logo, date code; country of origin (FR). For ESCC flight parts: STlogo, date code, country of origin (FR), ESA logo, serial number of the part within the assembly lot.

Contact ST sales office for information about specific conditions for products in die form.



9 Other information

9.1 Traceability information

Date code information is described in the table below.

Table 9. Date codes

Model	Date code ⁽¹⁾
EM	ЗууwwN
Flight	yywwN

1. yy = year, ww = week number, N = lot index in the week.

9.2 Documentation

Table 10. Documentation provided for each type of product

Quality level	Radiation level	Documentation	
Engineering model	-	Certificate of conformance	
		Certificate of conformance	
Flight	50 krad	ESCC qualification maintenance lot reference	
		Radiation data at 25 / 50 krad at 0.1 rad / s.	

Revision history

Revision Date Changes 03-Jan-2011 1 First release. Updated order codes in Table 1: Device summary and Table 14: Ordering information. 25-Aug-2011 2 Minor text changes. Updated dynamic values on Table 7: Pre-irradiation switching times. 09-Nov-2011 3 Document status changed from preliminary data to datasheet. 28-Mar-2012 4 Undated title in cover page

Table 11. Document revision history

28-Mar-2012	4	Updated title in cover page.	
03-Oct-2012	5	Figure 4: Safe operating area has been modified.	
01-Jul-2013	6	Updated order codes in Table 1: Device summary, Table 12: Single event effect (SEE), safe operating area (SOA), Figure 2: Single event effect, SOA and Table 14: Ordering information. Added Section 7.1: Other information. Minor text changes.	
09-Sep-2013	7	Updated features in cover page.	
14-May-2014	8	Updated Table 5: Pre-irradiation on/off states.	
19-May-2014	9	Updated Table 9: Post-irradiation on/off states @ TJ= 25 °C, (Co60 g rays 50 K Rad(Si)).	
04-Mar-2016	10	Updated: Features, Table 5, Table 8, Table 9, Table 10, Table 11 and Table 15 Updated Section 6: Package information. Minor text changes.	
15-Jun-2021	11	Updated SMD.5 package information. Minor text changes.	
07-Jul-2021	12	Updated ESCC detail specification No. from 5205/021 to 5205/024.	
04-Oct-2021	13	Updated Table 8 and Table 10.	
08-Feb-2024	14	Updated Table 4.	



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved