

# STP3LN80K5, STU3LN80K5

# N-channel 800 V, 2.75 Ω typ., 2 A MDmesh™ K5 Power MOSFET in TO-220 and IPAK packages

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V DS RDS(on) max		ΙD
STP3LN80K5	800 V	3.25.0	2 A
STU3LN80K5	600 V	3.25 Ω	ZA

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

Switching applications

### **Description**

These very high voltage N-channel Power MOSFET are designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STP3LN80K5		TO-220	T
STU3LN80K5	3LN80K5	IPAK	Tube

# Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	IPAK package information	10
	4.2	TO-220 type A package information	12
5	Revisio	n history	14

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>G</sub> s	Gate-source voltage	± 30	V	
$I_D$	Drain current (continuous) at T <sub>C</sub> = 25 °C	2	Α	
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	1.25	Α	
I <sub>D</sub> <sup>(1)</sup>	Drain current (pulsed)	8	Α	
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	45	W	
dv/dt (2)	Peak diode recovery voltage slope	4.5	V/ns	
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/IIS	
T <sub>stg</sub>	Storage temperature range	- 55 to 150	°C	
Tj	Operating junction temperature range	- 55 10 150	°C	

#### Notes:

Table 3: Thermal data

Symbol Parameter		Valu	Unit	
Symbol	Farameter	TO-220	IPAK	Offic
R <sub>thj-case</sub>	Thermal resistance junction-case	2.78		°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient 62.5 100		°C/W	

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>jmax</sub> )	0.7	Α
E <sub>AS</sub> Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ ; $V_{DD} = 50$ V)		155	mJ

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Pulse}$  width limited by safe operating area.

 $<sup>^{(2)}</sup>I_{SD} \le 2$  A, di/dt  $\le 100$  A/ $\mu$ s;  $V_{DSpeak} < V_{(BR)DSS}$ ,  $V_{DD} = 640$  V.

 $<sup>^{(3)}</sup>V_{DS} \le 640 \text{ V}.$ 

### 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 5: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	800			<b>V</b>
	Zoro gato voltago	$V_{DS} = 800 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	$V_{DS} = 800 \text{ V}, V_{GS} = 0 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
Igss	Gate body leakage current	V <sub>GS</sub> = ± 20 V, V <sub>GS</sub> = 0 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1 A		2.75	3.25	Ω

#### Notes:

**Table 6: Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	102	ı	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	ı	11	1	pF
Crss	Reverse transfer capacitance	VG5 - 0 V	ı	0.1	ı	pF
Cotr <sup>(1)</sup>	Equivalent capacitance time related	V 0 to 640 V V 0 V	1	20	ı	pF
Coer <sup>(2)</sup>	Equivalent capacitance energy related	V <sub>DS</sub> = 0 to 640 V, V <sub>GS</sub> = 0 V	1	7	ı	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	ı	12	ı	Ω
$Q_g$	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 2 \text{ A},$	ı	2.63	ı	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V ( see Figure 17: "Test circuit for gate charge	ı	0.91	ı	nC
$Q_{gd}$	Gate-drain charge	behavior")	1	1.53	1	nC

#### Notes:

477

 $<sup>^{(1)}</sup>$ Defined by design, not subject to production test.

 $<sup>^{(1)}\</sup>text{Time}$  related is defined as a constant equivalent capacitance giving the same charging time as  $C_{\text{oss}}$  when  $V_{\text{DS}}$  increases from 0 to 80%  $V_{\text{DSS}}$ 

 $<sup>^{(2)}</sup>$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

**Table 7: Switching times** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 400 \text{ V}, I_D = 1 \text{ A}, R_G = 4.7 \Omega,$	-	6.2	-	ns
tr	Rise time	V <sub>GS</sub> = 10 V ( see <i>Figure 16: "Test</i>		7	-	ns
t <sub>d(off)</sub>	Turn-off delay time	circuit for resistive load switching times" and Figure 21: "Switching	-	30	-	ns
tf	Fall time	time waveform")	-	26	-	ns

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		2	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		8	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 2 A, V <sub>GS</sub> = 0 V	-		1.5	V
t <sub>rr</sub>	Reverse recovery time		ı	210		ns
Qrr	Reverse recovery charge	I <sub>SD</sub> = 2 A, di/dt = 100 A/µs, V <sub>DD</sub> = 60 V ( see <i>Figure 18: "Test</i> circuit for inductive load switching	-	0.8		μC
I <sub>RRM</sub>	Reverse recovery current	and diode recovery times")	-	7.6		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 2 A, di/dt = 100 A/μs,	ı	345		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C, (see Figure 18: "Test circuit for	1	1.2		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	7.2		Α

#### Notes:

Table 9: Gate-source Zener diode

Symb	l Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)G</sub>	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_{D} = 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area.


 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%.


### 2.1 Electrical characteristics (curves)


Figure 2: Safe operating area for TO-220 t<sub>o</sub>= 10μs t<sub>p</sub>= 100µs 100 t<sub>p</sub>= 1ms t<sub>p</sub>= 10ms 10<sup>-</sup> T<sub>i</sub>≤150 °C T₀= 25°C single pulse 10-2 10° 10<sup>1</sup> 10<sup>2</sup> 10<sup>3</sup>  $\overline{V}_{DS}(V)$ 

Figure 3: Thermal impedance for TO-220  $K \\ \hline \delta = 0.5 \\ \hline \delta = 0.1 \\ \hline 10^{-1} \\ \hline \delta = 0.1 \\ \hline Z_{in} = k^* R_{inj,c} \\ \hline \delta = t_p/T \\ \hline \delta = 0.05 \\ \hline \delta = 0.01 \\ \hline SINGLE PULSE \\ \hline 10^{-2} \\ \hline 10^{-5} \\ \hline 10^{-4} \\ \hline 10^{-3} \\ \hline 10^{-2} \\ \hline 10^{-1} \\ \hline t_p|_T$ 

Figure 4: Safe operating area for IPAK  $\begin{array}{c} I_D \\ I$ 







4




Figure 9: Static drain-source on-resistance

R<sub>DS(on)</sub> (Ω)
3.25 V<sub>GS</sub> = 10 V

2.75 2.5 2.25 2 0 0.5 1 1.5 I<sub>D</sub> (A)

Figure 10: Capacitance variations

C
(pF)

10<sup>3</sup>

10<sup>2</sup>

10<sup>1</sup>

10<sup>0</sup>

10-1

10<sup>-1</sup>

10<sup>-2</sup>


10-1


10<sup>0</sup>


10<sup>1</sup>


10<sup>2</sup>


V<sub>DS</sub> (V)











### 3 Test circuits

Figure 16: Test circuit for resistive load switching times


Figure 17: Test circuit for gate charge behavior


VGS | VGS


switching and diode recovery times

AM01470v1

Figure 18: Test circuit for inductive load







# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 4.1 IPAK package information

Figure 22: IPAK (TO-251) type A package outline *L2* D b2(3x)Н **b** (3x) A 1 *B5* 0068771\_IK\_typeA\_rev14 e 1-

Table 10: IPAK (TO-251) type A package mechanical data

		mm	
Dim.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
b	0.64		0.90
b2			0.95
b4	5.20		5.40
B5		0.30	
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
E	6.40		6.60
е		2.28	
e1	4.40		4.60
Н		16.10	
L	9.00		9.40
L1	0.80		1.20
L2		0.80	1.00
V1		10°	

# 4.2 TO-220 type A package information

Figure 23: TO-220 type A package outline




Table 11: TO-220 type A mechanical data

mm				
Dim.	mm			
	Min.	Тур.	Max.	
Α	4.40		4.60	
b	0.61		0.88	
b1	1.14		1.55	
С	0.48		0.70	
D	15.25		15.75	
D1		1.27		
Е	10.00		10.40	
е	2.40		2.70	
e1	4.95		5.15	
F	1.23		1.32	
H1	6.20		6.60	
J1	2.40		2.72	
L	13.00		14.00	
L1	3.50		3.93	
L20		16.40		
L30		28.90		
øΡ	3.75		3.85	
Q	2.65		2.95	

# 5 Revision history

Table 12: Document revision history

Date	Revision	Changes
09-Jul-2015	1	Initial release
28-Jun-2016	2	Updated title and features in cover page.  Updated Section 1: "Electrical ratings".  Updated Section 2: "Electrical characteristics".  Added Section 2.1: "Electrical characteristics (curves)".  Document status promoted from preliminary to production data.  Minor text changes.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

