

## STWA70N60DM2

## N-channel 600 V, 0.037 Ω typ., 66 A MDmesh™ DM2 Power MOSFET in a TO-247 long leads package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

| Order code   | V <sub>DS</sub> | R <sub>DS(on)</sub> max. | I <sub>D</sub> | P <sub>TOT</sub> |
|--------------|-----------------|--------------------------|----------------|------------------|
| STWA70N60DM2 | 600 V           | 0.042 Ω                  | 66 A           | 446 W            |

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

### **Applications**

• Switching applications

### Description

This high voltage N-channel Power MOSFET is part of the MDmesh  $^{\text{TM}}$  DM2 fast recovery diode series. It offers very low recovery charge ( $Q_{\text{rr}}$ ) and time ( $t_{\text{rr}}$ ) combined with low  $R_{\text{DS(on)}}$ , rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

**Table 1: Device summary** 

| Order code   | Marking  | Package           | Packing |
|--------------|----------|-------------------|---------|
| STWA70N60DM2 | 70N60DM2 | TO-247 long leads | Tube    |

Contents STWA70N60DM2

## **Contents**

| 1 | Electric | al ratings                            | 3  |
|---|----------|---------------------------------------|----|
| 2 | Electric | eal characteristics                   | 4  |
|   | 2.1      | Electrical characteristics (curves)   | 6  |
| 3 | Test cir | cuits                                 | 8  |
| 4 | Packag   | e information                         | 9  |
|   | 4.1      | TO-247 long leads package information | 9  |
| 5 | Revisio  | n history                             | 11 |

STWA70N60DM2 Electrical ratings

## 1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol                         | Parameter  | Value      | Unit  |
|--------------------------------|--|------------|-------|
| V <sub>GS</sub>                | Gate-source voltage                                      | ±25        | V     |
| ,                              | Drain current (continuous) at T <sub>case</sub> = 25 °C  | 66         | ۸     |
| I <sub>D</sub>                 | Drain current (continuous) at T <sub>case</sub> = 100 °C | 42         | Α     |
| I <sub>DM</sub> <sup>(1)</sup> | Drain current (pulsed)                                   | 264        | Α     |
| P <sub>TOT</sub>               | Total dissipation at T <sub>case</sub> = 25 °C           | 446        | W     |
| dv/dt <sup>(2)</sup>           | Peak diode recovery voltage slope                        | 50         | V/ns  |
| dv/dt <sup>(3)</sup>           | MOSFET dv/dt ruggedness                                  | 50         | V/IIS |
| T <sub>stg</sub>               | Storage temperature                                      | -55 to 150 | °C    |
| T <sub>j</sub>                 |  |            |       |

#### Notes:

Table 3: Thermal data

| Symbol                | ibol Parameter                      |      | Unit  |
|-----------------------|-------------------------------------|------|-------|
| R <sub>thj-case</sub> | Thermal resistance junction-case    | 0.28 | 90044 |
| R <sub>thj-amb</sub>  | Thermal resistance junction-ambient | 50   | °C/W  |

**Table 4: Avalanche characteristics** 

| Symbol          | Parameter  |      | Unit |
|-----------------|--|------|------|
| I <sub>AR</sub> | Avalanche current, repetitive or not repetitive (Pulse width limited by $T_{jmax}$ )     | 10   | Α    |
| E <sub>AR</sub> | Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V) | 1500 | mJ   |

 $<sup>^{\</sup>left(1\right)}$  Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$   $I_{SD} \leq$  66 A, di/dt=900 A/µs;  $V_{DS}$  peak <  $V_{(BR)DSS},\ V_{DD}$  = 400 V.

 $<sup>^{(3)}</sup>$  V<sub>DS</sub>  $\leq$  480 V.

Electrical characteristics STWA70N60DM2

### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static

| Symbol              | Parameter                             | Test conditions  | Min. | Тур.  | Max.  | Unit |
|---------------------|---------------------------------------|--|------|-------|-------|------|
| $V_{(BR)DSS}$       | Drain-source breakdown voltage        | $V_{GS} = 0 \text{ V}, I_{D} = 1 \text{ mA}$                                   | 600  |       |       | ٧    |
|                     |                                       | $V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$                                 |      |       | 10    |      |
| I <sub>DSS</sub>    | Zero gate voltage drain current       | $V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$<br>$T_{case} = 125 \text{ °C}$ |      |       | 100   | μA   |
| I <sub>GSS</sub>    | Gate-body leakage current             | $V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$                              |      |       | ±5    | μΑ   |
| $V_{GS(th)}$        | Gate threshold voltage                | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$   | 3    | 4     | 5     | V    |
| R <sub>DS(on)</sub> | Static drain-source on-<br>resistance | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 33 A                                  |      | 0.037 | 0.042 | Ω    |

Table 6: Dynamic

| Symbol             | Parameter  | Test conditions   | Min. | Тур. | Max. | Unit |
|--------------------|--|---|------|------|------|------|
| C <sub>iss</sub>   | Input capacitance  | .,,   | -    | 5508 | 1    |      |
| Coss               | Output capacitance   | $V_{DS} = 100 \text{ V, f} = 1 \text{ MHz,}$<br>$I_{D} = 0 \text{ A}$ | -    | 241  | 1    | pF   |
| $C_{rss}$          | Reverse transfer capacitance                                     | 10 – 0 71   | -    | 2.8  | 1    |      |
| Coss<br>(1)<br>eq. | Equivalent output capacitance                                    | $V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V                                 | -    | 470  | -    | pF   |
| $R_{G}$            | Intrinsic gate resistance $f = 1 \text{ MHz}, I_D = 0 \text{ A}$ |   | -    | 2    | 1    | Ω    |
| $Q_g$              | Total gate charge  | $V_{DD} = 480 \text{ V}, I_{D} = 66 \text{ A},$                       | -    | 121  | ı    |      |
| $Q_{gs}$           | Gate-source charge   | $V_{GS} = 10 \text{ V (see Figure 15:}$                               | -    | 26   | 1    | nC   |
| $Q_gd$             | Gate-drain charge  | "Gate charge test circuit")   | -    | 61   | -    |      |

#### Notes:

Table 7: Switching times

| Symbol              | Parameter           | Test conditions  | Min. | Тур. | Max. | Unit |
|---------------------|---------------------|--|------|------|------|------|
| t <sub>d(on)</sub>  | Turn-on delay time  | $V_{DD} = 300 \text{ V}, I_{D} = 33 \text{ A}$                     | ı    | 32   | ı    |      |
| t <sub>r</sub>      | Rise time           | $R_G = 4.7 \Omega, V_{GS} = 10 V (see$                             | -    | 67   |      |      |
| t <sub>d(off)</sub> | Turn-off delay time | Figure 14: "Switching times test circuit for resistive load" and ) | -    | 112  | -    | ns   |
| t <sub>f</sub>      | Fall time           |  | -    | 10.4 | -    |      |

 $<sup>^{(1)}</sup>$   $C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Table 8: Source-drain diode


| Symbol                          | Parameter                     | Test conditions  | Min. | Тур. | Max. | Unit |
|---------------------------------|-------------------------------|--|------|------|------|------|
| I <sub>SD</sub>                 | Source-drain current          |  | -    |      | 66   | Α    |
| I <sub>SDM</sub> <sup>(1)</sup> | Source-drain current (pulsed) |  | -    |      | 264  | Α    |
| V <sub>SD</sub> <sup>(2)</sup>  | Forward on voltage            | $V_{GS} = 0 \text{ V}, I_{SD} = 66 \text{ A}$                                      | ı    |      | 1.6  | V    |
| t <sub>rr</sub>                 | Reverse recovery time         | $I_{SD} = 66 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$                        | -    | 150  |      | ns   |
| $Q_{rr}$                        | Reverse recovery charge       | V <sub>DD</sub> = 60 V (see Figure 16:<br>"Test circuit for inductive load         | -    | 0.75 |      | μC   |
| I <sub>RRM</sub>                | Reverse recovery current      | switching and diode recovery times")   | ı    | 10.5 |      | Α    |
| t <sub>rr</sub>                 | Reverse recovery time         | $I_{SD} = 66 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$                | -    | 250  |      | ns   |
| Q <sub>rr</sub>                 | Reverse recovery charge       | $V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C (see}$<br>Figure 16: "Test circuit for | -    | 2.5  |      | μC   |
| I <sub>RRM</sub>                | Reverse recovery current      | inductive load switching and diode recovery times")                                | -    | 20.7 |      | Α    |


#### Notes:


 $<sup>^{\</sup>left( 1\right) }$  Pulse width is limited by safe operating area.


<sup>&</sup>lt;sup>(2)</sup> Pulse test: pulse duration = 300  $\mu$ s, duty cycle 1.5%.


## 2.1 Electrical characteristics (curves)














Figure 10: Normalized on-resistance vs temperature

R<sub>DS(on)</sub> GIPG18052015RON

(norm.)

2.2

V<sub>GS</sub>= 10 V

1.8

1.4

1.0

0.6

0.2

-75


-25


25


75

125

T<sub>j</sub>(°C)








Test circuits STWA70N60DM2

### 3 Test circuits

5 Test Circuits






Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit

VD

Q2200


µF


VD

D.U.T.

AM01471v1

Figure 18: Unclamped inductive waveform





577

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 4.1 TO-247 long leads package information

HEAT-SINK PLANE <u>E</u>3 <del>1</del>2 E'2. *b2* (3x) b BACK VIEW 8463846\_A\_F

Figure 20: TO-247 long leads package outline

Table 9: TO-247 long leads package mechanical data

| Dim  | 3     | mm.   |       |
|------|-------|-------|-------|
| Dim. | Min.  | Тур.  | Max.  |
| А    | 4.90  | 5.00  | 5.10  |
| A1   | 2.31  | 2.41  | 2.51  |
| A2   | 1.90  | 2.00  | 2.10  |
| b    | 1.16  |       | 1.26  |
| b2   |       |       | 3.25  |
| b3   |       |       | 2.25  |
| С    | 0.59  |       | 0.66  |
| D    | 20.90 | 21.00 | 21.10 |
| E    | 15.70 | 15.80 | 15.90 |
| E2   | 4.90  | 5.00  | 5.10  |
| E3   | 2.40  | 2.50  | 2.60  |
| е    | 5.34  | 5.44  | 5.54  |
| L    | 19.80 | 19.92 | 20.10 |
| L1   |       |       | 4.30  |
| Р    | 3.50  | 3.60  | 3.70  |
| Q    | 5.60  |       | 6.00  |
| S    | 6.05  | 6.15  | 6.25  |

STWA70N60DM2 Revision history

# 5 Revision history

Table 10: Document revision history

| Date        | Revision | Changes   |
|-------------|----------|---|
| 19-May-2015 | 1        | First release.  |
| 08-Jul-2015 | 2        | Text and formatting changes throughout document Datasheet promoted from preliminary data to production data In Section Electrical characteristics: - updated Table Dynamic and Source-drain diode |

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

