

STi7197 Advanced STB decoder with integrated QAM demodulator

Features


- ITU-T J83 Annex B compliant
- 256 QAM (quadrature amplitude modulation) demodulation and FEC (forward error correction) sub-system
- Advanced high-definition video decoding (H.264/VC-1/MPEG2)
- Advanced standard-definition video decoding (H.264/VC-1/MPEG2/AVS)
- Advanced multi-channel audio decoding (MPEG 1, 2, MP3, DD/DD+, AAC/AAC+, WMA9/WMA9Pro)
- DVD data decryption
- Multi-stream, DVR capable transport stream processing
- Linux, Windows CE and OS21 compatible ST40 applications CPU (450 MHz)
- 32-bit DDR1/DDR2 compatible local memory interface

- Extensive connectivity (dual USB 2.0 host ports, e-SATA, Ethernet MAC/MII/RMII, and PCI)
- Advanced security and DRM support including SVP, MS-DRM, and DTCP-IP

Description

The STI7197 is an advanced STB decoder with an integrated QAM demodulator, suitable for cable networks conforming to the ITU-T J83-Annex B standard (for example, US cable).

The STi7197 integrates multi-stream transport demultiplexing, audio video decode, video processing, graphics and display handling, STB peripherals, audio video DACs, digital audio video outputs, PCI, e-SATA, dual USB ports, an Ethernet GMAC controller and ST40 applications CPU.



Doc ID 8265038 Rev 2

Contents

1	Relat	ted documents
	1.1	STi7197 programming manual
	1.2	CPU documentation 8
2	Func	tional overview
	2.1	Front end
	2.2	QAM demodulator/FEC 10
	2.3	IF to MPEG2 TS block conversion
	2.4	Transport
	2.5	Connectivity
	2.6	Audio/video decoding 12
	2.7	Graphics and display 12
	2.8	Audio/video outputs
	2.9	Processors
	2.10	System interfaces
	2.11	DVR 13
	2.12	STB peripherals
	2.13	HDMI interface
	2.14	Target applications
3	Syste	em on chip subsystem overview16
	3.1	ITU-T J83 Annex B demodulator/FEC 16
	3.2	STBus interconnect 16
	3.3	Processor core
	3.4	External memory interface (EMI) 17
	3.5	Local memory interface (LMI)
	3.6	STB transport subsystem 17
	3.7	DVD decryption
	3.8	Video decoder
	3.9	Main and auxiliary display 21
	3.10	Compositor



3.11 Video output	25
3.12 2D blitter display engine	27
3.13 Audio subsystem	28
3.14 FDMA controllers	31
3.15 Interfaces	31
3.16 Clock generation	32
3.17 System services	32
4 Package mechanical data	33
4.1 27 × 27 package	33
4.2 Environmentally friendly packages	
5 Ordering information	37
6 Front-end registers	38
6.1 Register map	38
6.2 Register descriptions	45
6.3 Configuration and control registers	91
6.4 FEC-B registers	98
6.5 TSMF registers	107
7 BGA footprint	127
7.1 Ball grid array	
	121
8 Connections	132
8.1 Ball list sorted by ball number	132
8.2 Power supplies	153
8.3 System	164
8.4 JTAG	164
8.5 Transport interface	165
8.6 Display analog output interface	167
8.7 HDMI interface	168
8.8 Audio digital interface	168
8.9 Audio analog interface	169
8.10 Serial ATA interface	169

	8.11	FDMA interface
	8.12	Programmable inputs/outputs (PIOs) 170
	8.13	External memory interface (EMI) 175
	8.14	Local memory interface 177
	8.15	Front end
	8.16	Front-end transport stream output 182
	8.17	Ethernet
	8.18	USB 2.0 interface
	8.19	Peripherals
	8.20	Pad reset conditions
-		
9		c chip operating modes and multiplexing scenarios
	9.1	Transport interfaces multiplexing
	9.2	Ethernet interface multiplexing in standard mode
	9.3	DVB common interface (DVB-CI) transport mode
	9.4	External memory interface (EMI) operating modes
10	Mem	ory map
	10.1	Global Mapping
11	Inter	rupt networks
	11.1	Interrupt network organization
10	FDM	
12	FDM	
	12.1	Overview
	12.2	Block diagram
	12.3	DMA requests
	12.4	Examples of DMA Data flow 241
13	Cloc	king
	13.1	Clock input/output pins 242
	13.2	Clock domains
	13.3	CPUs and interconnect clock generation (ClockGen A) 249
	13.4	Video decoder, display, and Comms clock generation (ClockGen B) 251

4/410



	13.5	Audio clock generation (ClockGen C) 257
	13.6	LMI memory clocks (ClockGen D) 258
	13.7	MPEG clock recovery
14	Powe	r-on-reset and system reset
	14.1	Reset sources
	14.2	POR reset (cold reset) vs. system reset (warm reset) 26
	14.3	Reset test mode
15	Mode	e pins
16	Low	power control
	16.1	Entering low power modes 265
	16.2	Exiting low power modes
	16.3	DDR self-refresh
	16.4	EMI and PCI clocks stopping 269
	16.5	ST40 sleep and standby modes overview
17	Syste	em config module
17	Syste 17.1	em config module
	17.1	Brief overview
17 18	17.1 Exter	Brief overview
	17.1 Exter 18.1	Brief overview 271 mal circuitry recommendations 333 Power supplies 333
	17.1 Exter 18.1 18.2	Brief overview 271 nal circuitry recommendations 333 Power supplies 333 System 333
	17.1 Exter 18.1 18.2 18.3	Brief overview 271 nal circuitry recommendations 333 Power supplies 333 System 333 JTAG 334
	17.1 Exter 18.1 18.2 18.3 18.4	Brief overview 271 nal circuitry recommendations 333 Power supplies 333 System 333 JTAG 334 Display analog output interface 334
	17.1 Exter 18.1 18.2 18.3 18.4 18.5	Brief overview 271 nal circuitry recommendations 333 Power supplies 333 System 333 JTAG 334 Display analog output interface 334 HDMI interface 335
	17.1 Exter 18.1 18.2 18.3 18.4 18.5 18.6	Brief overview 271 nal circuitry recommendations 333 Power supplies 333 System 333 JTAG 334 Display analog output interface 334 HDMI interface 335 Audio digital interface 335
	17.1 Exter 18.1 18.2 18.3 18.4 18.5 18.6 18.7	Brief overview271nal circuitry recommendations333Power supplies333System333JTAG334Display analog output interface334HDMI interface335Audio digital interface335Audio analog interface335
	17.1 Exter 18.1 18.2 18.3 18.4 18.5 18.6 18.7 18.8	Brief overview271nal circuitry recommendations333Power supplies333System333JTAG334Display analog output interface334HDMI interface335Audio digital interface335Audio analog interface335Programmable inputs/outputs337
	17.1 Exter 18.1 18.2 18.3 18.4 18.5 18.6 18.7 18.8 18.9	Brief overview27nal circuitry recommendations333Power supplies333System333JTAG334Display analog output interface334HDMI interface335Audio digital interface335Audio analog interface335Programmable inputs/outputs337External memory interface (EMI)337
	17.1 Exter 18.1 18.2 18.3 18.4 18.5 18.6 18.7 18.8 18.9 18.10	Brief overview271nal circuitry recommendations333Power supplies333System333JTAG334Display analog output interface334HDMI interface335Audio digital interface335Audio analog interface335Programmable inputs/outputs337External memory interface (EMI)337Local memory interface337
	17.1 Exter 18.1 18.2 18.3 18.4 18.5 18.6 18.7 18.8 18.9 18.10 18.11	Brief overview271nal circuitry recommendations333Power supplies333System333JTAG334Display analog output interface334HDMI interface335Audio digital interface335Audio analog interface335Programmable inputs/outputs337External memory interface (EMI)337Local memory interface340Ethernet interface340
	17.1 Exter 18.1 18.2 18.3 18.4 18.5 18.6 18.7 18.8 18.9 18.10 18.11 18.12	Brief overview271nal circuitry recommendations333Power supplies333System333JTAG334Display analog output interface334HDMI interface335Audio digital interface335Audio analog interface335Programmable inputs/outputs337External memory interface (EMI)337Local memory interface337

577

	18.14	Peripherals	I
19	Electr	rical specifications	2
	19.1	Absolute maximum ratings 342	2
	19.2	Operating conditions	2
	19.3	Audio DAC	3
	19.4	Triple HD video DACs	1
	19.5	DAA electrical characteristics	3
	19.6	DDR electrical characteristics 346	3
	19.7	SATA PHY electrical characteristics	3
	19.8	External memory interface (EMI)	
	19.9	USB 350)
	19.10	3V3 IO pads 350)
	19.11	Crystal oscillator specifications 351	I
20	Timin	g interfaces	2
20		System timing interface	
	20.1		
	20.2	Digital audio interface	
	20.3	Digital PCM player output interface	
	20.4	Transport stream input AC specification	
	20.5	Transport stream output AC specification	
	20.6	JTAG interfaces AC specification	
	20.7	EMI timings	
	20.8	LMI DDR2-SDRAM timings	
	20.9	PIO output AC specification	
	20.10	Ethernet interface	ł
21	Alterr	nate functions on PIO	ł
	21.1	Alternate functions 364	1
	21.2	PIO0 alternate functions	3
	21.3	PIO1 alternate functions 368	3
	21.4	PIO2 alternate functions)
	21.5	PIO3 alternate functions 373	3
	21.6	PIO4 alternate functions	3

6/410



21.7	PIO5 alternate functions 3	78
21.8	PIO6 alternate functions 3	80
21.9	PIO7 alternate functions 3	83
21.10	PIO8 alternate functions 3	85
21.11	PIO9 alternate functions 3	87
21.12	PIO10 alternate functions 3	89
21.13	PIO11 alternate functions 3	91
21.14	PIO12 alternate functions 3	93
21.15	PIO13 alternate functions 3	96
21.16	PIO14 alternate functions 4	00
21.17	PIO15 alternate functions 4	02
21.18	PIO16 alternate functions 4	04
Licon	ses	06
Licen	ses	00
Revis	sion history	09

22

23

1 Related documents

This datasheet is part of the STi7197 documentation suite which forms a complete system description and programming guide. This datasheet is intended for hardware engineers, and describes the pins, package, electrical characteristics, and timing information for the STi7197 device.

To obtain an up-to-date specification of this product, this datasheet should be read in conjunction with the latest relevant product errata sheet (buglist). If an errata sheet for this product exists, it will be obtainable from your STMicroelectronics representative.

The documents related to this datasheet are described in the following sections.

1.1 STi7197 programming manual

The *STi7197 programming manual* describes how to program and configure the STi7197 device. It is intended for software and system engineers.

1.2 CPU documentation

The ST40 core and its instruction set are documented in the *ST40 32-bit CPU Core Architecture Manual.*

The ST231 core and its instruction set are documented in the *ST231 CPU Core and Instruction Set Architecture Manual.*



2 Functional overview




Figure 1. Block diagram of the STi7197

2.1 Front end

The STi7197 is designed to be optimized, both in cost and performance, with the most advanced Can and Silicon tuners available in the market and is compliant with the ITU-T J83 Annex B standard.

The STi7197 front end has one of the lowest power consumptions in the market today. This has been made possible because of technology and clock rate management. This also has the advantage of improving the channel acquisition and re-acquisition efficiency.

The *Figure 2* shows an application diagram for a typical front-end receiver circuit that can be used with the STi7197.






Figure 2. Typical front-end receiver circuit

2.2 QAM demodulator/FEC

The STi7197 front-end QAM section provides quadrature amplitude modulation (QAM) demodulation and forward error correction (FEC). The front end performs IF-to-MPEG2 block processing of QAM signals. It is intended for the digital transmission of compressed television, video, sound, and data services over cable, and is fully compliant with ITU-T J83 Annex B specification bitstreams. It can handle square (16, 64, 256-QAM) and non-square (32, 128-QAM) constellations.

Doc ID 8265038 Rev 2

57

The IF can be up to 57 MHz, and the sampling clock can be selected freely from a given range (constrained by the SAW filter and symbol rate characteristics). All further processing is fully digital, so no external feedback loop is required. The STi7197 handles a wide range of symbol rates, from the highest practical rates to rates as low as 0.87 Mbaud, even when there is a significant frequency offset.

The STi7197 provides all demodulation and FEC functions required for the recovery of QAM bitstreams with outstanding BER results. In addition, it includes several features that give simple and immediate access to various quality and status monitoring parameters.

The demodulator provides error-corrected MPEG transport stream outputs, which can be routed to the transport sub-system.

2.3 IF to MPEG2 TS block conversion

A high-performance 12-bit ADC samples, at sampling rates up to 60 MHz, and down-converts to baseband the intermediate frequency (IF) differential carrier signal produced by CATV tuners. The signal is then demodulated by the QAM demodulator to recover a byte stream. The FEC block then performs trellis decoding, convolutional de-interleaving, Reed–Solomon decoding, and de-randomizing to provide an MPEG2 transport stream. The QAM/FEC processing is fully compatible with ITU-T J83 Annex B streams up to 256 QAM.

2.4 Transport

The front-end demodulator outputs an error-corrected MPEG transport stream for routing to the transport subsystem. The STi7197 receives transport streams from broadcast networks through three parallel/serial transport stream inputs and one serial transport stream input. The fourth transport interface can be configured as a fourth input or as an output. Transport stream routing for DVB-CI+ (HD/SD profiles) modules can also be supported. One of the transport inputs is dedicated to the output of the internal QAM demodulator.

Transport streams are processed by two integrated programmable transport stream engines (PTIs). These perform demultiplexing, descrambling, and section filtering on multiple transport streams received from Broadcast, IP, and HDD sources.

2.5 Connectivity

The STi7197 has a wide range of options for connecting to external peripherals or IP network devices, such as wired Ethernet, xDSL, and Wi-Fi. These interfaces enable the delivery of IP streams received over broadband networks and support streaming over home networks. These interfaces include two USB host ports, a 32-bit PCI interface, and a high-speed Ethernet MAC/MII/RMII interface.

PCI uses the same physical interface as the EMI with dynamic interleaving of access types possible. Transport streams received through IP can be routed internally to the PTIs for demultiplexing and descrambling similar to the broadcast TS streams. The PTIs can concurrently process multiple TS streams from both sources.



2.6 Audio/video decoding

The STi7197 can decode H264, VC-1/WMV9, and MPEG2 HD and SD streams with concurrent decoding of one HD stream and one SD stream possible for PIP applications. AVS SD decoding is also supported. Multiple decoding of lower resolution streams can also be supported for Mosaic applications. The decoder is well proven in the industry and is powerful and flexible enough to decode other video formats, such as MPEG4 part2 and DivX (3.x, 4.x, and 5.x). It can also support concurrent H263 encode and decode for video conference applications.

A programmable ST231 CPU core provides the flexibility and performance for decoding multi-channel advanced audio streams. Concurrent decoding of an audio description channel is also supported.

2.7 Graphics and display

The STi7197 integrates a graphics and display sub-system that can deliver a high quality visual experience for applications. Graphics generation can use both the CPU and an independent multi-operator graphics accelerator that supports 2D graphics and 3D user interface effects. Graphics can be displayed on any one of three graphics planes. The graphics planes are combined, with video, using alpha blending and color keying. The graphics and video are combined by two independent display compositors, one for the Main TV and a second for output to a VCR or DVD-R. Two video planes are available for PIP on the main composition or downscaled video on the second composition. Video post-processing can be applied to resize, reformat, and de-interlace video between the encoded and intended display formats prior to composition. Advanced de-blocking and de-ringing processing can be applied to decoded MPEG2 SD video. With such capabilities, feature-rich displays can be generated including PIP, POP, Mosaics, animations, highlighting, blended overlays, scrolling subtitles, and so on.

2.8 Audio/video outputs

The STi7197 has both HDMI and analog interfaces for outputting video to the TV/panel. In addition to the standard 720p and 1080i HD formats, the STi7197 supports 1080p60 display output on the HDMI interface. The analog interface comprises six video DACs with CGMS-A, Rovi™, and Dwight-Cavendish copy protection, whilst the HDMI interface supports the HDCP copy protection. For more information on HDMI features supported, refer to Section 2.13.

Audio is output over HDMI, S/PDIF, stereo analog DACs, and a digital PCM output interface. It is possible to output both compressed and decoded audio streams at the same time over different interfaces (for example, Dolby Digital 5.1 over S/PDIF with decoded and downmixed AAC-plus audio through the analog output). A 2-channel PCM input is also available for inputting audio from external sources such as a microphone (for example, for VOIP telephony).

2.9 Processors

The STi7197 embeds the latest ST40 class applications processor, the ST40-300 with 2– way, set associative caches, a 32 K instruction cache, and a 32 K data cache. At an operating frequency of 450 MHz it can deliver > 800 DMIPs performance^(a).



2.10 System interfaces

The STi7197 supports the latest DDR2 memory technology on its 32-bit local memory interface (LMI) providing a high bandwidth unified memory for code, data, audio and video buffers, graphics and so on. With two 2-Gbit devices in a ×16 configuration, up to 512 Mbytes capacity can be supported. The STi7197 also retains the ability to support DDR1 memory types.

A 16-bit external memory interface (EMI) is used for connecting to Flash and SRAM/peripherals supporting a standard 8/16-bit asynchronous read/write protocol. Synchronous or burst mode can also be supported. Both NOR and NAND Flash types can be used, with the ability to boot from, and perform code authentication checking from both types. Interfacing and authenticated booting from serial Flash attached through SPI is also supported.

2.11 DVR

Confidential

The STi7197 supports attachment of an HDD through e-SATA, USB, or EIDE (PIO mode) allowing DVR STBs to be developed. The e-SATA interface can independently support either internal or external SATA drive attachment. The STi7197 can support recording of up to four HD streams with local playback of an HD stream with trick modes, as well as playback of additional streams for export to client STBs over a home network. Streams can be encrypted to/from the HDD and to/from a home network for copy protection using AES, T-DES, or DES ciphers.

2.12 STB peripherals

The STi7197 integrates a range of peripherals and interfaces to minimize or eliminate the external cost of implementing basic STB functions. These include UARTs and SSCs used for serial interfaces, I²C control buses, two smartcard controllers, a PWM module, IR receiver and transmitter, general-purpose programmable I/O, external interrupt inputs, and a controller for scanning/debouncing a 4×4 key matrix. There are also two options available for implementing a software modem on the STi7197; a MAFE interface to connect to an external modem codec and integration of a system-side DAA circuit to connect to an external line-side DAA device. For HDMI interfacing, a dedicated I²C port is available, together with a hardware CEC line controller.

a. An extended mode of STi7197 can enable the operation of ST40-300 at 600 MHz that can deliver > 1100 DMIPS performance. Contact customer support for application note and guidance.



Doc ID 8265038 Rev 2

2.13 **HDMI** interface

The STi7197 supports the following features compliant to HDMI 1.4a specification:

- 3D video •
 - 3D video format timings Video resolution up to 1920 x 1080p @60 Hz _
 - _ 3D over HDMI — Side-by-side (Half) and Top-and-Bottom formats
- Content Type
- Audio formats LPCM, Dolby Digital, and Dolby Digital Plus
- CEC
- HDCP






2.14 Target applications

2.14.1 Cable applications

Figure 3. Typical DVR cable STB





3 System on chip subsystem overview

This section gives a top-level overview of the device components.

3.1 ITU-T J83 Annex B demodulator/FEC

- High-performance integrated 12-bit A/D converter suitable for direct IF architecture in all quadrature amplitude modulation (QAM) modes
- Decodes ITU-T J83-Annex B bit streams
- Forward error correction (FEC) compliant with ITU-T J83-Annex B with integrated deinterleaving SRAM
- Supports 16, 32, 64, 128, and 256 point constellations
- Two automatic gain control (AGC) outputs suitable for delayed AGC applications (sigma-delta outputs)
- Integrated signal quality monitors, plus lock indicator and interrupt pins
- RF signal loss detection and automatic recovery
- Easy controlling and monitoring using two-wire fast I²C bus
- Additional I²C bus (I²C repeater) dedicated to tuner control for minimum tuner disturbance

3.2 STBus interconnect

The STBus multipath unified interconnect provides high on-chip bandwidth and low latency accesses between modules. The interconnect operates hierarchically, with latency-critical modules placed at the top level. The multipath router allows simultaneous access paths between modules, and simultaneous read and write phases from different transactions to and from the modules. Split transactions maximize the use of the available bandwidth.

3.3 Processor core

The STi7197 integrates a 450 MHz ST40-300 processor core that features a 32-bit superscalar RISC CPU and IEEE-754 compliant floating point unit (FPU). The ST40-300 includes 2-way, set-associative caches and an interrupt controller with 15 user interrupt sources and an interrupt expansion port.



STi7197

3.4 External memory interface (EMI)

The EMI is a general-purpose interface for attaching Flash memory and peripherals. The EMI features are:

- Five banks
- Addressing up to at least 64 Mbytes of NOR Flash
- External bus master support through BUSREQ/BUSGNT signals
- Slave mode EMI support
- Single level cell (SLC) NAND Flash and boot from SLC NAND Flash
- Serial Flash support
- PCI interface, host and device selected on boot
- ATAPI PIO mode 4
- DVB-CI+



The STi7197 integrates one 32-bit DDR2-DDR1 interface. The interface can run up to 400 MHz when configured in DDR2 mode or up to 250 MHz when in DDR1 mode.

The LMI supports 32-bit configurations, including:

- 2 × 512 Mbits (×16) devices resulting in 128 Mbytes memory space
- 4 × 512 Mbits (×8) devices resulting in 256 Mbytes memory space
- 2 × 1 Gbits (×16) devices resulting in 256 Mbytes memory space
- 2 × 2 Gbits (×16) devices resulting in 512 Mbytes memory space
- 4 × 1 Gbits (×8) devices resulting in 512 Mbytes memory space

3.6 STB transport subsystem

3.6.1 Overview

The transport subsystem (TS) is able to receive ATSC, DVB, DIRECTV, DCII, OpenCable, ARIB BS4 transport streams containing high-definition (HD) and standard-definition (SD) programs. It demultiplexes and descrambles the transport streams to deliver PES packets to the video and audio decoders.






Figure 4. Transport subsystem block diagram

The STi7197 receives transport streams from broadcast networks through three parallel/serial transport stream inputs and one serial transport stream input. The fourth transport interface can be configured as a fourth input or as an output. Note that one of the transport inputs is dedicated to the output of the internal QAM demodulator/FEC.

Transport streams are processed by two integrated programmable transport stream engines (PTIs). These perform demultiplexing, descrambling, and section filtering on multiple transport streams received from Broadcast, IP, and HDD sources.

3.6.2 Dual programmable transport interface (PTI)

Each PTI is a dedicated transport engine and integrates its own CPU to handle the transport stream PID filtering, demultiplexing, descrambling, and data filtering. It interfaces with the programmable descrambler (PDES) for descrambling. Each PTI receives a transport stream from a dedicated input port, processes it, and outputs it either to the memory through its DMA channels or to a dedicated transport output port.



STi7197

The PTIs perform PID filtering, demultiplexing, descrambling, and data filtering on up to four transport streams. The PTIs extract PCRs with time stamps and make them available to the CPU for clock recovery and audio/video synchronization.

PES data is transferred by DMA to memory buffers. Section data is transferred by DMA to separate buffers for further processing by the CPU. The PTIs extract indexing information and transfer packets, using DMA, to an intermediate buffer for writing to HDD.

The following transport streams are supported:

- AVS video
- MPEG2 transport stream demultiplexing, and service information extraction, conforming to:
 - MPEG2 systems
 - MPEG4 systems
 - DVB
 - DirecTV DSS format
 - DirecTV AMC stream format
- MPEG2 TS audio/visual formats:
 - MPEG2 A/V over MPEG2 TS
 - H264 video over MPEG2 TS⁴
 - VC-1 over MPEG2 TS
 - WMA9, WMA9 pro over MPEG2 TS
 - AAC and AAC+ audio over MPEG2 TS
- A/V streams encapsulated in RTP packets according to these protocols (parsing):
 - MPEG2 A/V in RTP
 - MPEG 4 pt2 video in RTP
 - MPEG 4 audio including AAC and AAC+ in RTP
 - H264 video in RTP
 - VC-1 video in RTP
 - AVS video in RTP
- Processing of:
 - WMV9/WMA9 streaming content in ASF files using client server interaction
 - Parsing of MP3 or MPEG 4 AAC audio from Audio File format versions 2, 3 and 4
 - A/V streams, such as DivX, delivered in AVI files
 - WAV and AIFF files

Each PTI performs PID filtering to select audio, video, and data packets to be processed. It supports up to 151 PID slots, and routes streams to and from the descrambler. Streams can be descrambled using:

- DES
- TDES
- AES
- Multi-2
- DVB-CSA
- NDS ICAM



Each PTI has a 64×16 byte section filter core. Following four filtering modes are available:

- Wide match mode: 64 × 16 byte filters
- Long match mode: 128 × 8 byte filters
- Positive/negative mode: 64 × 8 byte filters with positive/negative filtering at the bit level
- APG filtering mode

Matching sections are transferred to memory buffers for processing by software.

3.7 DVD decryption

CSS (DVD-video), CPRM (DVD-RW), and CPPM (DVD-audio) decryption is provided for the DVD stream.

3.8 Video decoder

The STi7197 video decoding subsystem includes the Delta-Rasta core capable of decoding H264/VC-1/MPEG2 HD/SD streams and AVS SD streams.

The following are Delta-Rasta features;

- Supports H264 in-loop deblocking filter, VC-1 deblocking filter and overlapped transform, AVS deblocking filter, and deblocking and deringing post-processing algorithms for MPEG2
- Supports non-real-time MPEG2 to H264 transcoding

The decoder is partially implemented in software which is executed on a dedicated ST231 CPU core. The decoder gets its data from memory and stores decoded data back into memory.

The decoder uses a mixed hardware and firmware architecture with a hardwired data path and an ST231 core engine. It provides flexibility for firmware upgrades, error concealment, or trick modes. The ST231 core can be used for other coders or decoders at lower resolution, when the VC-1, H264, AVS SD, or MPEG2 decoders are not running.

Streams are decoded picture-by-picture from an elementary stream buffer. Decoding, reconstruction, and prediction buffers are set up by the CPU. CPU control of bit-buffer pointers provides flexibility for trick modes and out-of-sequence decoding.

Semantic or syntax errors are detected by the decoder and failing slices are replaced up to the next slice or picture.

20/410



STi7197

3.9 Main and auxiliary display

The main and auxiliary display pipelines form a high-quality scaling engine for video display processing. The two display pipelines are shown in *Figure 5*.




Figure 5. Display pipelines block diagram

The same video is displayed through both pipelines, but each display processor can be set up to format the video differently and to display video with different timing. Separate video timing generators (VTGs) are provided to support this feature. The display processors adapt the decoded video to a format suitable for display, taking into account differences in scanning method, resolution, aspect ratio, and scanning frequency.

The main-display processor receives decoded or acquired video from memory, and performs block-to-line conversion, pan and scan, and vertical and horizontal format conversion. There is also a de-interlacer (DEI) to perform interlace-to-progressive conversion using motion estimation. This is used to display 480i, 576i, or 1080i interlaced sources on a progressive display (480p, 720p, or 1080p). The main display processor has image quality improvement (IQI) that improves the subjective image quality by methods, such as high frequency peaking and edge sharpening.

The auxiliary-display processor receives decoded or acquired (and possibly decimated) video, and performs pan and scan, vertical format conversion, horizontal format conversion, and color tint and saturation control. The output line size is limited to SD on the auxiliary-display processor and is intended to output video for VCR recording.



3.10 Compositor

3.10.1 Overview

The compositor comprises two real-time, multiplane digital mixers.

The main mixer (mixer A), which is intended for main HDTV video output, is composed of:

- one background color
- two video planes (VID1 and VID2)
- three graphics planes (GDP1, GDP2, and GDP3)
- one cursor plane

The auxiliary mixer (mixer B), which is intended for auxiliary SDTV video output, is composed of:

- one background color
- one video plane (VDP2)
- one graphics plane (GDP3)


The compositor receives the video planes from the video display processor, and the 2D graphics planes from the memory through GDP. Each mixer alpha blends graphics and video layers on a pixel basis based on alpha component values provided by each layer.

After real-time processing by the display plane pipelines, pixel data is mixed in mixer A or mixer B. The output of mixer A supports up to full HD resolutions and is intended as the main TV display (*Figure 6*). The output of mixer B (*Figure 7*) supports up to full SD resolutions and is intended as an auxiliary display for applications, including connection to a VCR. The mixer outputs are fed to the STi7197's output stage.

The mixers provide RGB and/or YCbCr digital outputs that are used by the video output subsystem to produce the HDTV video outputs (analog, digital, and composite) and the SDTV video outputs (analog and digital).








The compositor also comprises additional components that can be used to enhance the display presentation of video and graphics. These include an alpha plane attachment and a cross-bar router. A capture pipeline is also provided for capturing main video streams or mixer A or B output streams and storing them in memory.



Confidential



57

STi7197

3.10.2 Compositor layout

The *Figure 8* shows a block diagram of the compositor. It presents the dataflow and memory access of all compositor modules.

The graphics and cursor pipelines read pixel data and related control information directly from memory. The video input pipelines accept data from the main and auxiliary video display pipelines. Video and graphics data (captured for the compositor data flow by the capture pipeline) is written back to the memory with a resolution up to 32 bits/pixel. The real-time processing performed by each pipeline is controlled by the register programming.

The digital mixer A successively blends video layers (VID1, VID2), graphics layers (GDP1, GDP2, and GDP3), cursor layer (CUR), and a background color. A cross-bar router enables the hierarchy of the GDP1, GDP2, GDP3 and VID1, VID2 layers to be programmed. Each layer can be independently enabled or disabled. The blending operates in the RGB color domain, so each layer supplies an RGB signal (3×12 bits), with transparency information that provides the weighting coefficients for the mixing operation at a given depth.

The digital mixer B successively blends one video layer (VID2) with one graphics layer (GDP3) and a background color. A cross-bar router enables the hierarchy of the GDP3 and VID2 layers to be programmed. In the digital mixer B, each layer can be independently enabled or disabled, and blending operates in the RGB color domain.

All sub-blocks are controlled by the hardware registers. All these registers can be read but not necessarily written. The graphics planes are link-list based and have their register set written through the memory (register download is controlled directly by the hardware after initialization). All other registers can be written. Each plane block supports a specific set of bitmap formats. Each plane starts reading data from memory when it is enabled in mixer A or mixer B.






Figure 8. Graphics and video subsystem block diagram

3.11 Video output


The Video Output subsystem is the unit responsible for reading decoded video frames and graphics data from external memory and to reformat, rasterize, and mix them for display.

The STi7197 can output video program on main HD TV Out and on aux SD TV (VCR) Out with separate timebase if required (VTG0, VTG1). It is also able to deliver the same SD video on both main and auxiliary video outputs using the capture feature. The main data paths corresponding to these typical configurations are shown in *Figure 9* as well as the principal units which constitute the Video Output stage.









3.11.1 Main HDTV video output

The following are the main functional blocks included in the main video flow:

- Main VDP, including High-Definition Display Pipeline with IQI and DEI engines
- VTG0 (free running or master of the aux VTG1)
- Capture output port with vertical and horizontal resizing, shared with auxiliary video flow
- Compositor—Mixer five to four (in: video: RGB or YCbCr, 3x graphic: RGB; out: 2x video: RGB and YCbCr, pass through, capture), shared GDP3 and VDP aux with auxiliary compositor
- TV Out—receives its data from the compositor channel (video: RGB or YCbCr, graphic: RGB); the video data is then formatted and output in digital, analog and audiovideo composite to be used by external devices
- DVI-HDCP or HDMI-compliant copy-protected digital output
- Player multichannel (8-ch) and GP FIFO
- S/PDIF player and GP FIFO
- Four S/PDIF players with I²S-to-S/PDIF converters
- Triple HD/SD DAC (analog output)
- Two digital video outputs, that is, DVO0 (video) is 8-bit or 16-bit and DVO1(GFX) is 24bit
- AWG—arbitrary waveform generator (Dwight Cavendish and Rovi[™] copy protection support)

Note: The compositor includes a pipeline, which is able to mix one cursor, one or two video, up to three graphic layers, and one background layer. The data is then delivered to the TV Out. The capture port supports vertical and horizontal resizing output data with filtering for upsizing.



3.11.2 Auxiliary SDTV video flow

The following are the main functional blocks included in the auxiliary video flow:

- VTG1—free running or slave of the main HDTV VTG0
- Video Display Pipe High-definition (VDP aux)
- Capture output port with vertical and horizontal resizing, shared with main HDTV video flow
- Compositor—mixer two to three (YCbCr 8-bit and RGB 8-bit and capture), shared GDP3, and VDP aux with main HDTV compositor
- SD DENC—SDTV/VCR video encoder
- AWG—arbitrary waveform generator (Dwight Cavendish and Rovi[™] copy protection support)
- Triple HD/SD DAC (analog output)—The DAC outputs can be components (Y/C) or composite (PAL, SECAM, NTSC CVBS); all six DACs can output the auxiliary display in SD format for SCART output

Note:

The compositor includes a pipeline, which is able to mix one video, one graphic layer, and one background layer. The data is then delivered to the TV Out. The capture port supports vertical and horizontal resizing output data with filtering for upsizing.

3.12 2D blitter display engine

The 2D blitter display engine (BDisp 2 engine) is a software controlled output display generator, which can also be used as a CPU accelerator for graphics picture handling. The BDisp 2 engine, is an evolution of BDisp engine. It is a triple-source 2D DMA, with a set of powerful operators.

The 2D blitter display engine retrieves data from the local memory through three input sources, source 1, source 2, and source 3. Sources 1, 2, and 3 are used simultaneously for read/modify/write operations.



STi7197

2D blitter display engine features are as follows:

- Two composition queues
- Four application queues
- Sub-byte S1 and S2 access
- Five-tap vertical filters
- Eight-tap horizontal filters
- Flicker filter adaptive
- Matrix conversion on input and output for: rgb2ycbcr, ycbcr2rgb,bt601, and bt709
- CLUT 1/2/4/8
- Color reduction
- Logical operation
- Clipmask
- Rotation
- Plane mask
- Color key capability
- BlueRay Disc run-length decoder (BD RLD)
- High definition-DVD 2/8-bit run-length decoder (HD-DVD RLD)

2D blitter display engine functions are as follows:

- Solid color fill of rectangular window •
- Solid color shade (fill and alpha blending)
- One-source copy, with one or several operators enabled (color format conversion, 2D scaling)
- Two-source copy with alpha blending
- 4:2:2 / 4:20 capabilities, as source format
- Fully programmable matrix used for color space conversion, PSI, special effects
- Color expansion (CLUT to true color)
- Color correction (gamma, contrast, gain)
- 2D resize engine with high quality filtering
- Adaptive flicker filter from memory-to-memory
- Rectangular clipping
- VC-1 range mapping/range reduction compensation algorithm
- Programmable source/target scanning direction, both horizontally and vertically, to cope correctly with overlapping source and destination area.

3.13 Audio subsystem

Overview

The main function of the STi7197 audio subsystem is to decode and play different standards of multi-channel compressed audio streams. The audio stream (encoded or decoded) is received either from an external source through the PCM input interface or an internal source, such as the transport subsystem through memory.



The audio decoder may have to decode simultaneously two different encoded audio streams when an audio description channel is provided (the main audio stream and a 2-channel audio description channel) or when recording and listening to two different audio streams.

PCM mixing

The decoded audio stream can be mixed with a PCM file stored in memory following an optional sample rate conversion to adapt the sampling rate of the two streams. PCM mixing is also used when a description channel is decoded and then mixed with the main audio stream. The PCM mixing is fully implemented in the software running on the ST231.

PCM output: downmixing

The multi-channel decoded PCM stream can be downmixed to generate a 2-channel PCM stream. This down mixed stream can be then output unmixed through a stereo 24-bit DAC while the PCM-mixed decoded audio stream can be delivered onto a 6-channel digital PCM output and a digital S/PDIF output.

Compressed data: S/PDIF output

Compressed audio data can also be delivered on the S/PDIF output to be decoded by an external decoder/amplifier.

HDMI output

The STi7197 HDMI output can deliver audio data to an HDMI sink device. The audio data is delivered by the audio subsystem to the HDMI subsystem through internal I²S-to-S/PDIF players/converters (see *Figure 10*).

Audio decoder features

The audio decoder features are as follows:

- Decoding of the following audio formats: MPEG1 layer I/II, MP3, MPEG2- Layer II, Dolby Digital, Dolby Digital Plus (up to 7.1), MPEG4 AAC-LC, MPEG4 AACplus (HE-AAC, AAC+SBR) v1 and v2 (up to 5.1), WMA9, WMA9pro (up to 7.1)
- PCM mixing with internal or external source with sample rate conversion (32, 44.1, 48 kHz)
- Encoded (IEC 61937) or decoded (IEC 60958) digital audio on S/PDIF output
- Multi-channel down-mixing for output over HDMI (up to eight channels), PCM output (up to six channels), and analog output (up to two channels)
- PCM audio input (I²S format)
- Audio description channel decoding
- Postprocessing (channel virtualization)—Dolby Prologic downmix, volume control, and bass redirection

Audio transcoding

The STi7197 supports the transcoding of advanced audio formats for output over S/PDIF as formats recognized by external audio decoders. The following two transcode operations are available:

- Dolby Digital Plus-to-Dolby Digital
- MPEG4 AACplus-to-DTS



Audio subsystem blocks

The audio subsystem includes the following functional units.

- One audio processor ST231 core, running at 450 MHz, which executes the decoding algorithms, the sample-rate conversion, the postprocessing, and the volume control.
- One PCM reader, which captures the data at the PCM input and stores it in memory through an FDMA channel. (This is mutually exclusive with PCM player 0 since they share the same pads.)
- Two PCM players, which receive decoded PCM data from memory through FDMA channels. One PCM player delivers the down-mixed PCM output to the audio DAC. The other PCM player produces the stereo or multi-channel decoded audio stream on a 7-wire PCM output (I²S protocol).
- Two quad-frequency synthesizers, which generate the PCM clock (oversampling clock 256 × Fs), used by the S/PDIF, PCM players, and audio DAC.
- One stereo 24-bit audio DAC with differential outputs.
- An S/PDIF player, which reads decoded PCM data or encoded data from memory through an FDMA channel, and outputs them on the S/PDIF output.

See *Figure 10* for a detailed block diagram of the audio subsystem.

Audio subsystem block diagram 2-channel Ch 0/1 PCM reader 0 2-channel PCMI 2-channel PCM player Audio DACs 2-channel PCM R multi-channel Ch 0/1 Bus PCM player 0 Ch 2/3 6-channel PCMO 8-channel PCM ST ► Ch 4/5 HDMI Audio Audio ST231 Multi-channel 4 × I²S to S/PDIF HDMI PCM (up to 8-ch) conversion audio 2-ch PCM or compressed audio Compressed audio IEC 60958 S/PDIF S/PDIF player IEC 61937

Figure 10.

30/410

Doc ID 8265038 Rev 2



The host CPU and the FDMA assist in the audio decoding process. Since the audio decoder is a frame decoder, the host CPU (ST40 core) controls the audio processor frame-by-frame. A mailbox is used for communication between the two processors.

The host CPU is also required to do the PES parsing and the frame syncword detection.

The FDMA builds the ES buffer to feed the PCM and S/PDIF players, and stores the data captured by the PCM reader in memory.

The PCM reader, PCM player, and S/PDIF player transfer data to/from memory through FDMA.

3.14 FDMA controllers

The STi7197 has two multichannel, burst-capable, direct memory access controllers:

- FDMA0—real-time paced channels: S/PDIF, PCM Player 0-1, and SWTS
- FDMA1—PES parsing, PCI-Master, SWTS when streaming from Ethernet or USB, UART, SSC, and free-running general-purpose DMAs

External pacing signals are available for DMA transfers with external peripherals.

3.15 Interfaces

Confidential

3.15.1 Internal peripherals

The STi7197 has many dedicated internal peripherals, including:

- Four ASCs (UARTs), two of which are generally used by the Smartcard controllers, one to support hardware flow control signals
- Two Smartcard interfaces and clock generators
- Four external SSCs for I²C/SPI master/slave interfaces
- One four-channel PWM module with two PWM outputs and programmable frequency
- One Teletext serializer
- 17 GPIO ports (3.3 V tolerant)
- One modem analog front end (MAFE) interface
- One single infrared transmitter/receiver supporting RC5, RC6 and RECS80, RC-MM 1.5, DIRECTV and Echostar codes
- One UHF remote control digital input
- One interrupt level controller with external interrupt inputs
- Two independent USB 2.0 host controllers, each with its own integrated PHY
- One front-panel key scanning support
- One e-SATA interface



3.15.2 Ethernet controller

The STi7197 has an integrated Ethernet controller and MAC processor for delivery of IP-based A/V streams in hybrid IP STBs and for home network connectivity. It also includes an MII/RMII port for connection to an external PHY. Ethernet features are as follows:

- Half/full duplex, full duplex flow control
- VLAN tagging support
- MII and RMII external interface
- Direct interface with STE101P and similar PHYs through MII or RMII
- Able to accept clock from external PHY/Home network device in MII mode
- Dedicated scatter/gather link list DMA
- 100 Mbits/s sustained transfer rates to and from memory
- 32 H/W perfect match MAC address filters

The controller can also be used to interface through overclocked MII interface (up to 300 Mbits/s) to an external non-Ethernet Phy as a MoCA Phy for example.

3.15.3 Dual Smartcard interfaces

Both Smartcard interfaces are ISO7816, EMV2000 and NDS compliant, with the addition of a simple external power switch.

A programmable hardware power control feature allows the power control signal to be switched when card insertion or removal is detected.

3.16 Clock generation

The STi7197 features five clock generation blocks:

- ClockGen A: $2 \times PLLs$ main for CPU and interconnect clocks
- ClockGen B: 2 × FreqSynth for video, display and peripheral clocks
- ClockGen C: 1 × FreqSynth for audio clocks
- ClockGen D: 1 × PLL for memory clocks

3.17 System services

The STi7197 supports a number of on-chip system service functions including:

- integrated VCXOs (DCOs) for clock recovery
- debug through a single JTAG port
- reset and watchdog controller
- two power saving modes: reduced power mode and low power/standby mode




STi7197

4 Package mechanical data

4.1 27 × 27 package

Package type: FPBGA 700 balls. Body: 27 × 27 mm.

Figure 11. Top view



57

Doc ID 8265038 Rev 2

Information classified Confidential - Do not copy (See last page for obligations)

Downloaded from Arrow.com.




Figure 12. Bottom view

Doc ID 8265038 Rev 2



Dimension	Millimete	rs		Inches			- Notes
Dimension	Min	Тур	Max	Min	Тур	Max	Notes
Α	-	-	2.19		-	0.8622	(1)
A1	0.27	-	-	0.0106	-		-
A2	-	1.72	-	-	0.0677		-
A3	-	0.52	-	-	0.0205		-
A4	-	1.20	-	-	0.0472		-
b	0.45	0.50	0.55	0.0177	0.0197	0.0217	(2)
D	26.80	27.00	27.20	1.055	1.063	1.070	-
D1	-	24.80	-		0.9764	-	-
D2	-	24.00			0.9449	-	-
E	26.80	27.00	27.20	1.055	1.063	1.070	-
E1	-	24.80	-	-	0.9764	-	-
E2	-	24.00	-		0.9449	-	-
е	-	0.80	-		0.0315	-	-
F	-	1.10	-	<u> </u>	0.0433	-	-
ddd	-	-	0.20	-	-	0.0079	-
eee	-	-	0.15	-	-	0.0059	(3)
fff	-	-	0.08	-	-	0.0315	(4)

Table 1. JEDEC standard package dimensions
--

FPBGA stands for Fine pitch Plastic Ball Grid Array.
 Fine pitch: e < 1.00 mm
 The total profile height (Dim A) is measured from the seating plane to the top of the component.
 The maximum total package height is calculated by the following methodology:

A2 Typ+A1 Typ + V (A1²+A3²+A4² tolerance values)

- 2. The typical ball diameter before mounting is 0.50 mm.
- 3. The tolerance of position that controls the location of the pattern of balls with respect to datums A and B. For each ball there is a cylindrical tolerance zone eee perpendicular to datum C and located on true position with respect to datums A and B as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone.
- 4. The tolerance of position that controls the location of the balls within the matrix with respect to each other. For each ball there is a cylindrical tolerance zone fff perpendicular to datum C and located on true position as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone. Each tolerance zone fff in the array is contained entirely in the respective zone eee above. The axis of each ball must lie simultaneously in both tolerance zones.
- The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metallized markings, or other feature of package body or integral heatslug.
 A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.



35/410

Information classified Confidential - Do not copy (See last page for obligations)

STi7197

4.2 Environmentally friendly packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



5 Ordering information

Table 2. Ordering information

Order code	Package	Description	
STI7197ZUD	FPBGA 27 mm × 27 mm	Development version, all options	





Confidential

6 Front-end registers

Registers are accessed from the processor interface. All writable register bits are reset to 0 unless otherwise stated. Read-only registers have no defined reset value. The processor should not write 1s to undefined register bits. Similarly, when reading a register, the processor should mask undefined bits.

All register addresses are hexadecimal values. Signed registers are 2's complement.

Note: Any addresses not listed in the following table is reserved and must be set to zero.

6.1 Register map

Table 3. Register summary table			
Address offset	Register	Description	Reference
Demodul	ator registers		
0x00	EQU_0	QAM mode	page 45
0x01	EQU_1	Equalizer adaptation step	page 46
0x03	EQU_3	State machine control	page 46
0x04	EQU_4	Corner point control	page 47
0x05	EQU_5	Constellation corner point rate (LSBs)	page 47
0x06	EQU_6	Constellation corner point rate (MSBs)	page 47
0x07	EQU_7	Constellation corner point (MSBs)	page 48
0x08	EQU_8	Noise estimation (LSBs)	page 48
0x09	EQU_9	Noise estimation (MSBs)	page 48
0x0A	EQU_10	Imaginary constellation part	page 49
0x0B	EQU_11	Real constellation part	page 49
0x0C	INITDEM_0	Demodulation frequency (LSBs)	page 49
0x0D	INITDEM_1	Demodulation frequency (MSBs)	page 49
0x0E	INITDEM_2	Scanning latency	page 50
0x10	INITDEM_3	Demodulation scan step (LSBs)	page 50
0x11	INITDEM_4	Demodulation scan step control	page 50
0x12	INITDEM_5	Demodulator control	page 51
0x014	DELAGC_0	Maximum PWM rate for AGC2	page 51
0x015	DELAGC_1	Minimum PWM rate for AGC2	page 51
0x016	DELAGC_2	Maximum PWM rate for AGC1	page 52
0x017	DELAGC_3	Minimum PWM rate for AGC1	page 52
0x18	DELAGC_4	Ratio between AGC1/AGC2 PWM rate slopes	page 52

38/410



Address offset	Register	Description	Reference	
0x19	DELAGC_5	AGC2 PWM rate threshold	page 53	
0x1A	DELAGC_6	AGC freeze control	page 53	
0x1C	DELAGC_7	ADC average magnitude (LSBs)	page 54	
0x1D	DELAGC_8	ADC average magnitude (MSBs)	page 54	
0x20	DELAGC_10	Analog AGC1	page 55	
0x21	DELAGC_11	Analog AGC1	page 55	
0x22	DELAGC_12	Analog AGC2	page 55	
0x23	DELAGC_13	Analog AGC2	page 55	
0x24	WBAGC_0	Analog AGCs	page 56	
0x25	WBAGC_1	Analog AGCs	page 56	
0x26	WBAGC_2	WBAGC reference	page 56	
0x27	WBAGC_3	WBAGC control	page 57	
0x28	WBAGC_4	Acquisition counter (LSBs)	page 57	
0x29	WBAGC_5	Acquisition counter (MSBs)	page 58	
0x2A	WBAGC_6	AGC loop response (LSBs)	page 58	
0x2B	WBAGC_7	AGC loop response (MSBs)	page 58	
0x2C	STLOOP_1	Symbol timing recovery loop gain (LSBs)	page 58	
0x2D	STLOOP_2	Symbol timing recovery loop gain (MSBs)	page 59	
0x2E	STLOOP_3	Symbol timing recovery loop integral gain (LSBs)	page 59	
0x2F	STLOOP_4	Symbol timing recovery loop gain scale	page 59	
0x30	STLOOP_5	Symbol rate (LSBs)	page 60	
0x31	STLOOP_6	Symbol rate (lower mid byte)	page 60	
0x32	STLOOP_7	Symbol rate (upper mid byte)	page 61	
0x33	STLOOP_8	Symbol rate (MSBs)	page 61	
0x34	STLOOP_9	Symbol timing recovery loop phase control	page 61	
0x35	STLOOP_10	Symbol timing recovery loop algorithm control	page 62	
0x38	CRL_1	Carrier recovery loop gain	page 62	
0x39	CRL_2	Carrier recovery loop gain reduction factor	page 63	
0x3A	CRL_3	Carrier recovery loop control	page 64	
0x3B	CRL_4	Carrier recovery loop capture	page 64	
0x3C	CRL_5	Carrier recovery loop phase accumulator (LSBs)	page 64	
0x3D	CRL_6	Carrier recovery loop phase accumulator (mid byte)	page 65	
0x3E	CRL_7	Carrier recovery loop phase accumulator (MSBs)	page 65	
0x3F	CRL_8	2nd carrier recovery loop coefficient	page 65	



Address	Register summary table Register	Description	Reference
		Corrier recovery lean frequency effect (LCDs)	2000 66
0x40	CRL_9	Carrier recovery loop frequency offset (LSBs)	page 66
0x41	CRL_10	Carrier recovery loop frequency offset (lower mid byte)	page 66
0x42	CRL_11	Carrier recovery loop frequency offset (upper mid byte)	page 66
0x43	CRL_12	Carrier recovery loop frequency offset (MSBs)	page 67
0x44	CRL_13	Carrier recovery loop sweep value (LSBs)	page 67
0x45	CRL_14	Carrier recovery loop sweep value (MSBs)	page 67
0x48	PMFAGC_0	PMFAGC lock threshold (LSBs)	page 68
0x49	PMFAGC_1	PMFAGC lock threshold (MSBs)	page 68
0x4A	PMFAGC_2	PMFAGC control	page 68
0x4C	PMFAGC_3	Post-filter digital AGC (PMFAGC)	page 69
0x4D	PMFAGC_4	Post-filter digital AGC (PMFAGC)	page 69
0x4E	PMFAGC_5	Post-filter digital AGC (PMFAGC)	page 69
0x50	INTER_0	Interrupt mask 1	page 70
0x51	INTER_1	Interrupt mask 2	page 70
0x52	INTER_2	Interrupt 1	page 71
0x53	INTER_3	Interrupt 2	page 72
0x58	SIG_FAD_0	Signal fading control	page 72
0x59	SIG_FAD_1	Signal fading magnitude	page 73
0x5A	SIG_FAD_2	Signal fading low threshold	page 73
0x5B	SIG_FAD_3	Signal fading high threshold	page 73
0x5C	NEW_CRL_0	CRL direct gain in blind mode	page 73
0x5D	NEW_CRL_1	CRL integral gain in blind mode	page 74
0x5E	NEW_CRL_2	CRL direct gain in LMS_1 mode	page 74
0x5F	NEW_CRL_3	CRL integral gain in LMS_1 mode	page 74
0x60	NEW_CRL_4	CRL direct gain in LMS_2 mode	page 75
0x61	NEW_CRL_5	CRL integral gain in LMS_2	page 75
0x62	NEW_CRL_6	CRL second mode control	page 75
0x64	FREQ_0	Frequency estimator 0	page 76
0x65	FREQ_1	Frequency estimator 1	page 76
0x66	FREQ_2	Frequency estimator blind-mode integration length	page 76
0x67	FREQ_3	Frequency estimator LMS_1-mode integration length	page 77
0x68	FREQ_4	Frequency estimator LMS_2-mode integration length	
0x69	FREQ_5	Frequency estimator corner-point low threshold (LSBs)	page 77
0x6A	FREQ_6	Frequency estimator corner-point thresholds	page 78

Table 3. Register summary table (continued)

40/410



Address offset	Register	Description	Reference
0x6B	FREQ_7	Frequency estimator corner-point high threshold (MSBs)	page 78
0x6C	FREQ_8	Frequency estimation (LSBs)	page 78
0x6D	FREQ_9	Frequency estimation (mid byte)	page 79
0x6E	FREQ_10	Frequency estimation (MSBs)	page 79
0x6F	FREQ_11	Unlocked integration length	page 79
0x70	FREQ_12	Unlocked low threshold (LSBs)	page 79
0x71	FREQ_13	Unlocked low threshold (mid byte)	page 80
0x72	FREQ_14	Unlocked low threshold (MSBs)	page 80
0x73	FREQ_15	CRL control	page 80
0x74	FREQ_16	Unlocked high threshold (LSBs)	page 81
0x75	FREQ_17	Unlocked high threshold (mid byte)	page 81
0x76	FREQ_18	Unlocked high threshold (MSBs)	page 82
0x77	FREQ_19	FFE input in blind mode	page 82
0x78	FREQ_20	CRL unlocked detector current output (LSBs)	page 82
0x79	FREQ_21	CRL unlocked detector current output (mid byte)	page 83
0x7A	FREQ_22	CRL unlocked detector current output (MSBs)	page 83
0x7B	FREQ_23	FFE input in LMS_1 mode	page 83
0x7C	FREQ_24	FFE input in LMS_2 mode	page 83
FEC A/C	registers		
0x80	DEINT_SYNC_0	De-interleaver sync detector	page 84
0x81	DEINT_SYNC_1	De-interleaver sync detector	page 84
0x84	BERT_0	Integrated BER tester	page 85
0x85	BERT_1	Integrated BER tester (LSBs)	page 85
0x86	BERT_2	Integrated BER tester	page 86
0x88	DEINT_0	De-interleaver	page 86
0x89	DEINT_1	De-interleaver	page 86
0x8C	OUTFORMAT_0	Output formatter	page 87
0x90	OUTFORMAT_1	Output formatter	page 87
0x91	OUTFORMAT_2	Output formatter	page 88
0x94	RS_DESC_0	MPEG-TS packet counter (LSBs)	page 88
0x95	RS_DESC_1	MPEG-TS packet counter (MSBs)	page 88
0x96	RS_DESC_2	MPEG-TS corrected packet counter (LSBs)	page 89
0x97	RS_DESC_3	MPEG-TS corrected packet counter (MSBs)	page 89

57

Address offset	Register	Description	Reference
0x98	RS_DESC_4	MPEG-TS uncorrectable packet counter (LSBs)	page 89
0x99	RS_DESC_5	MPEG-TS uncorrectable packet counter (MSBs)	page 89
0x9A	RS_DESC_6	Reed–Solomon - Descrambler sync detector - Descrambler	page 90
0x9C	RS_DESC_7	Reed–Solomon - Descrambler sync detector - Descrambler	page 90
0x9D	RS_DESC_8	Reed–Solomon - Descrambler sync detector - Descrambler	page 91
Configura	ation and control registers		
0xA0	CTRL_0	Configuration and control 0	page 91
0xA1	CTRL_1	Configuration and control 1	page 92
0xA2	CTRL_2	Configuration and control 2	page 92
0xA3	CTRL_3	Configuration and control 3	page 93
0xA6	CTRL_4	Configuration and control 4	page 94
0xA8	CTRL_5	Configuration and control 5	page 94
0xA9	CTRL_6	Configuration and control 6	page 95
0xAA	CTRL_7	Configuration and control 7	page 95
0xAB	CTRL_8	Configuration and control 8	page 96
0xAC	CTRL_9	Configuration and control 9	page 96
0xAD	CTRL_10	Configuration and control 10	page 97
0xAE	CTRL_11	Synthesizer fine selector (LSBs)	page 97
0xAF	CTRL_12	Synthesizer fine selector (MSBs)	page 97
FEC-B re	gisters		
0xC0	MPEG_CONTROL	FEC-B control	page 98
0xC1	MPEG_SYNC_ACQ	FEC-B MPEG sync patterns for SYNC state	page 99
0xC2	MPEG_SYNC_LOSS	FEC-B missing MPEG sync patterns to exit SYNC state	page 99
0xC3	DATA_OUT_CONTROL	FEC-B data output control	page 99
0xC4	VITERBI_SYNC_ACQ	FEC-B sync acquired threshold	page 100
0xC5	VITERBI_SYNC_LOSS	FEC-B sync lost threshold	page 100
0xC6	VITERBI_SYNC_GO	FEC-B sync start	page 100
0xC7	VITERBI_SYNC_STOP	FEC-B sync stop	page 101
0xC8	FS_SYNC	FEC-B sync control	page 101
0xC9	IN_DEPTH	FEC-B interleaver depth	page 101
0xCA	RS_CONTROL	FEC-B Reed–Solomon control	page 102
0xCB	DEINT_CONTROL	FEC-B de-interleaver control	page 103

 Table 3.
 Register summary table (continued)

42/410

Doc ID 8265038 Rev 2



Address offset	Register	Description	Reference
0xCC	SYNC_STAT	FEC-B sync status	page 103
0xCD	VITERBI_I_RATE	FEC-B	page 104
0xCE	VITERBI_Q_RATE	FEC-B	page 104
0xD0	TX_INTERLEAVER_DEPTH	FEC-B	page 105
0xD1	RS_ERR_CNT	FEC_B Reed–Solomon correctable errors	page 105
0xD4	RS_UNC_COUNT	FEC_B Reed–Solomon uncorrectable errors	page 105
0xD6	RS_RATE	FEC-B	page 106
0xD8	RS_CORR_COUNT	FEC-B	page 106
0xDA	RS_UNERR_COUNT	FEC-B	page 106
TSMF reg	jisters		
0xB1	TSMF_SEL	TSMF selection mode	page 107
0xB2	TSMF_CONTROL	TSMF control	page 107
0xB3	AUTOMATIC_SYNC_COUNT	-	page 108
0xB4	TS_ID_L	TS identifier (LSBs)	page 108
0xB5	TS_ID_H	TS identifier (MSBs)	page 108
0xB6	ON_ID_L	Original network identifier (LSBs)	page 108
0xB7	ON_ID_H	Original network identifier (MSBs)	page 109
0xB9	GENERAL_STATUS	TSMF general status	page 109
0xBA	TS_ST_L	One-bit TS ID status (LSBs)	page 109
0xBB	TS_ST_H	One-bit TS ID status (MSBs)	page 110
0xBC	RE_ST_L	Two-bit TS ID status (LSBs)	page 110
0xBD	RE_ST_2	Two-bit TS ID status (lower-mid SBs)	page 110
0xBE	RE_ST_1	Two-bit TS ID status (upper-mid SBs)	page 111
0xBF	RE_ST_H	Two-bit TS ID status (MSBs)	page 111
0xC0	T_ID_L1	TS identifier 1 (LSBs)	page 111
0xC1	T_ID_H1	TS identifier 1 (MSBs)	page 111
0xC2	O_ID_L1	Original network identifier 1 (LSBs)	page 112
0xC3	O_ID_H1	Original network identifier 1 (MSBs)	page 112
0xC4	T_ID_L2	TS identifier 2 (LSBs)	page 112
0xC5	T_ID_H2	TS identifier 2 (MSBs)	page 112
0xC6	O_ID_L2	Original network identifier 2 (LSBs)	page 113
0xC7	O_ID_H2	Original network identifier 2 (MSBs)	page 113
0xC8	T_ID_L3	TS identifier 3 (LSBs)	page 113
0xC9	T_ID_H3	TS identifier 3 (MSBs)	page 113

Table 3. Register summary table (continued)

57

Table 3. Register summary table (continued)				
Address offset	Register	Description	Reference	
0xCA	O_ID_L3	Original network identifier 3 (LSBs)	page 114	
0xCB	O_ID_H3	Original network identifier 3 (MSBs)	page 114	
0xCC	T_ID_L4	TS identifier 4 (LSBs)	page 114	
0xCD	T_ID_H4	TS identifier 4 (MSBs)	page 114	
0xCE	O_ID_L4	Original network identifier 4 (LSBs)	page 115	
0xCF	O_ID_H4	Original network identifier 4 (MSBs)	page 115	
0xD0	T_ID_L5	TS identifier 5 (LSBs)	page 115	
0xD1	T_ID_H5	TS identifier 5 (MSBs)	page 115	
0xD2	O_ID_L5	Original network identifier 5 (LSBs)	page 116	
0xD3	O_ID_H5	Original network identifier 5 (MSBs)	page 116	
0xD4	T_ID_L6	TS identifier 6 (LSBs)	page 116	
0xD5	T_ID_H6	TS identifier 6 (MSBs)	page 116	
0xD6	O_ID_L6	Original network identifier 6 (LSBs)	page 117	
0xD7	O_ID_H6	Original network identifier 6 (MSBs)	page 117	
0xD8	T_ID_L7	TS identifier 7 (LSBs)	page 117	
0xD9	T_ID_H7	TS identifier 7 (MSBs)	page 117	
0xDA	O_ID_L7	Original network identifier 7 (LSBs)	page 118	
0xDB	O_ID_H7	Original network identifier 7 (MSBs)	page 118	
0xDC	T_ID_L8	TS identifier 8 (LSBs)	page 118	
0xDD	T_ID_H8	TS identifier 8 (MSBs)	page 118	
0xDE	O_ID_L8	Original network identifier 8 (LSBs)	page 119	
0xDF	O_ID_H8	Original network identifier 8 (MSBs)	page 119	
0xE0	T_ID_L9	TS identifier 9(LSBs)	page 119	
0xE1	T_ID_H9	TS identifier 9 (MSBs)	page 119	
0xE2	O_ID_L9	Original network identifier 9 (LSBs)	page 120	
0xE3	O_ID_H9	Original network identifier 9 (MSBs)	page 120	
0xE4	T_ID_L10	TS identifier 10 (LSBs)	page 120	
0xE5	T_ID_H10	TS identifier 10 (MSBs)	page 120	
0xE6	O_ID_L10	Original network identifier 10 (LSBs)	page 121	
0xE7	O_ID_H10	Original network identifier 10 (MSBs)	page 121	
0xE8	T_ID_L11	TS identifier 11 (LSBs)	page 121	
0xE9	T_ID_H11	TS identifier 11 (MSBs)	page 121	
0xEA	O_ID_L11	Original network identifier 11 (LSBs)	page 122	
0xEB	O_ID_H11	Original network identifier 11 (MSBs)	page 122	

44/410



Address offset	Register	Description	Reference
0xEC	T_ID_L12	TS identifier 12 (LSBs)	page 122
0xED	T_ID_H12	TS identifier 12 (MSBs)	page 122
0xEE	O_ID_L12	Original network identifier 12 (LSBs)	page 123
0xEF	O_ID_H12	Original network identifier 12 (MSBs)	page 123
0xF0	T_ID_L13	TS identifier 13 (LSBs)	page 123
0xF1	T_ID_H13	TS identifier 13 (MSBs)	page 123
0xF2	O_ID_L13	Original network identifier 13 (LSBs)	page 124
0xF3	O_ID_H13	Original network identifier 13 (MSBs)	page 124
0xF4	T_ID_L14	TS identifier 14 (LSBs)	page 124
0xF5	T_ID_H14	TS identifier 14 (MSBs)	page 124
0xF6	O_ID_L14	Original network identifier 14 (LSBs)	page 125
0xF7	O_ID_H14	Original network identifier 14 (MSBs)	page 125
0xF8	T_ID_L15	TS identifier 15 (LSBs)	page 125
0xF9	T_ID_H15	TS identifier 15 (MSBs)	page 125
0xFA	O_ID_L15	Original network identifier 15 (LSBs)	page 126
0xFB	O_ID_H15	Original network identifier 15 (MSBs)	page 126

Table 3.	Register	summary	table ((continued)

6.2 **Register descriptions**

6.2.1 **Demodulator registers**

EQU 0

Confidential

EQU_0	(9					QAM mode
7	6	5	4	3	2	1	0
	MODE_	SELECT			U_THRE	SHOLD	
Address:	0x00						
Туре:	R/W						
Reset:	0x09						
Description:	QAM n	node					

[7:4] MODE_SELECT: QAM mode selection. May be overridden by the automatic constellation state machine (*CTRL_7*). If this state machine is enabled (AUTOCONSTEL_ON = 1 in *CTRL_7*), MODE_SELECT reflects the QAM mode being tried by the state machine. 0000: 16-QAM 0001: 32-QAM 0010: 128-QAM 0011: 256-QAM 0100: 64-QAM 1000: Reserved



Doc ID 8265038 Rev 2

[3:0] **U_THRESHOLD**: once in LMS mode, the equalizer gradually decreases the adaptation step size down to 2^{-U_THRESHOLD}.

EQU_1					Equal	izer adap	tation ste
7	6	5	4	3	2	1	0
	INITIA	AL_U			BLIN	D_U	
Address:	0x01						
Туре:	R/W						
Reset:	0x69						
Description:	Equaliz	er adaptation	step				
[7:4	Suggest	ed value with S	tation step use STL algorithm # for 256-QAM, 0	0: 0x6 for 256	-QAM, 0x5 for		
[3:0	Suggest	ed value with §	step used as lot STL algorithm # A for 256-QAM,	0: 0x9 for 256	-QAM, 0x8 for		
EQU_3					St	ate machi	ne contro
7	6	5	4	3	2	1	0
RESERVED		NBLIND	RESERVED	EQ_COE	FF_CTL	EQ_FS	SM_CTL
Address:	0x03						
Туре:	R/W						
Reset:	0x00						
Description:	State m	achine contro	ol				
[7:6] Reserve	d					
[5							
	0: in blin			1: le	aving blind mo	de	
] Reserve						
[3:2		orcing ole equalizer c	oefficient updat abling of equal	-	update proces	ss	
[1:0	EQ_FSN 0X: no fo 10: disal	orcing	ine controlling t	olind/LMS equa	alizer operatior	n, force blind 1	node

11: force immediate enabling of state machine controlling blind/LMS equalizer operation

46/410



EQU_4						Corner poi	nt control
7	6	5	4	3	2	1	0
	RESERVED		INV_SPEC_MAP	LOCK_DET_ENABLE		TIME_CSTE	
Address:	0x04						
Туре:	R/W						
Reset:	0x00						
Description:	Corner po	int control					
[4 [3	equalizer of E LOCK_DE rate of corn given thresh 1.1 ms and	utput. <u> <u> </u> <u> </u> </u>	when set, en ne constant us ed through <i>EQ</i> e decision-dire	ables detection sed for averagi U_5 and EQU ected LMS algo	n of corner poin ng defined by _6) the equaliz prithm.	is performed o nts. Only when TIME_CSTE) is zer is allowed to	the average s above a
[2:0		E: time cons	tant to perform	n rate integrati	on in corner p	oint.	
EQU_5		<u> </u>		Constell	ation corr	ner point ra	te (LSBs)
7	6	5	4	3	2	1	0
			TARGET_F	RATE[7:0]			
Address:	0x05	0					
Туре:	R/W						
Reset:	0xFF						
Description:	Constellat	ion corner	point rate (LS	SBs)			

[7:0] **TARGET_RATE[7:0]**: target rate of occurrence of constellation corner points (LSBs).

EQU_6	er point ra	ate (MSBs)					
7	6	5	4	3	2	1	0
	CORNER_I	RATE[3:0]		TARGET_	TARGET_RATE[11:8]		
Address:	0x06						
Туре:	R/W						
Reset:	0x0F						
Description:	Constel	lation corner	point rate (M	SBs)			



- [7:4] **CORNER_RATE[3:0]**: corner rate (LSBs of unsigned 12-bit value). See *EQU_7*.
- [3:0] TARGET_RATE[11:8]: target rate of occurrence of constellation corner points (MSBs).

					Con	stellation of	corner po	int (MSBs
7		6	5	4	3	2	1	0
				CORNER_RA	ATE[11:4]			
Address:		0x07						
Туре:		R						
Reset:		0x00						
Description:		Constel	llation corner	r point (MSBs)				
	[7:0]	CORNE occurrer TIME_C	R_RATE[11:4 nce of the cons STE, see EQU]: corner rate (M stellation corner U_4.)	SBs of unsign points is: COF	ned 12-bit value RNER_RATE/2	e). The actual (5 + TIME_CS	rate of ^{TE)} . (For
EQU_8				4		Nois	e estimati	ion (LSBs
7		6	5	4	3	2	1	0
				NOISE_ES	ST[7:0]			
Address:		0x08						
Туре:		R						
Reset:		0x00						
Description:		Noise e	stimation (LS	SBs)				
	[7:0]	accumul mean dis equivale	ator is correlat stance betwee nt noise degra	Bs of the internal ted with the spre en calculated poi adation can be ca 0] is read, NOISI	ading of the de nts and mapp alculated (equ	ecoded conste ed values. Usi iivalent C/N es	llation. It is a r ng a look-up t timation).	neasure of th able, an
FOIL 9	[7:0]	accumul mean dis equivale	ator is correlat stance betwee nt noise degra	ted with the spre en calculated poi adation can be c	ading of the de nts and mapp alculated (equ	ecoded conste ed values. Usin ivalent C/N es EQU_9) is froz	llation. It is a r ng a look-up t timation). zen until a nev	neasure of th able, an v read.
	[7:0]	accumul mean dis equivale When N	ator is correlat stance betwee nt noise degra OISE_EST[7:0	ted with the spre en calculated poi adation can be c 0] is read, NOISI	ading of the de nts and mapp alculated (equ E_EST[13:8] (ecoded conste ed values. Usin ivalent C/N es <i>EQU_9</i>) is froz Noise	llation. It is a r ng a look-up t timation). zen until a nev e estimatio	neasure of th able, an v read. on (MSBs
7	[7:0]	accumul mean dis equivale	ator is correlat stance betwee nt noise degra	ted with the spre en calculated poi adation can be c	ading of the de nts and mapp alculated (equ	ecoded conste ed values. Usin ivalent C/N es <i>EQU_9</i>) is froz Noise 2	llation. It is a r ng a look-up t timation). zen until a nev	neasure of th able, an v read.
7 RESE		accumul mean dia equivale When N	ator is correlat stance betwee nt noise degra OISE_EST[7:0	ted with the spre en calculated poi adation can be c 0] is read, NOISI	ading of the de nts and mapp alculated (equ E_EST[13:8] (3	ecoded conste ed values. Usin ivalent C/N es <i>EQU_9</i>) is froz Noise 2	llation. It is a r ng a look-up t timation). zen until a nev e estimatio	neasure of th able, an v read. on (MSBs
7 RESE		accumul mean dia equivale When No 6 0x09	ator is correlat stance betwee nt noise degra OISE_EST[7:0	ted with the spre en calculated poi adation can be c 0] is read, NOISI	ading of the de nts and mapp alculated (equ E_EST[13:8] (3	ecoded conste ed values. Usin ivalent C/N es <i>EQU_9</i>) is froz Noise 2	llation. It is a r ng a look-up t timation). zen until a nev e estimatio	neasure of th able, an v read. on (MSBs
7 RESE Address: Type:		accumul mean dia equivale When N 6 0x09 R	ator is correlat stance betwee nt noise degra OISE_EST[7:0	ted with the spre en calculated poi adation can be c 0] is read, NOISI	ading of the de nts and mapp alculated (equ E_EST[13:8] (3	ecoded conste ed values. Usin ivalent C/N es <i>EQU_9</i>) is froz Noise 2	llation. It is a r ng a look-up t timation). zen until a nev e estimatio	neasure of th able, an v read. on (MSB s
7 RESE Address: Type: Reset:	RVED	accumul mean dia equivale When N 6 0x09 R 0x00	ator is correlat stance betwee nt noise degra OISE_EST[7:0	ted with the spre en calculated poi adation can be ca 0] is read, NOISI 4	ading of the de nts and mapp alculated (equ E_EST[13:8] (3	ecoded conste ed values. Usin ivalent C/N es <i>EQU_9</i>) is froz Noise 2	llation. It is a r ng a look-up t timation). zen until a nev e estimatio	neasure of th able, an v read. on (MSB s
7 RESE Address: Type: Reset:	RVED	accumul mean dia equivale When N 6 0x09 R 0x00	ator is correlat stance betwee nt noise degra OISE_EST[7:0	ted with the spre en calculated poi adation can be ca 0] is read, NOISI 4	ading of the de nts and mapp alculated (equ E_EST[13:8] (3	ecoded conste ed values. Usin ivalent C/N es <i>EQU_9</i>) is froz Noise 2	llation. It is a r ng a look-up t timation). zen until a nev e estimatio	neasure of th able, an v read. on (MSBs
7 RESE Address: Type: Reset:	RVED	accumul mean dia equivale When N 6 0x09 R 0x00	ator is correlat stance betwee nt noise degra OISE_EST[7:0 5	ted with the spre en calculated poi adation can be ca 0] is read, NOISI 4	ading of the de nts and mapp alculated (equ E_EST[13:8] (3	ecoded conste ed values. Usin ivalent C/N es <i>EQU_9</i>) is froz Noise 2	llation. It is a r ng a look-up t timation). zen until a nev e estimatio	neasure of th able, an v read. on (MSB s
	[7:6]	accumul mean dis equivale When N 6 0x09 R 0x00 Noise e Reserve	ator is correlat stance betwee nt noise degra OISE_EST[7:0 5	ted with the spre en calculated poi adation can be ca 0] is read, NOISI 4	ading of the dents and mapp alculated (equ E_EST[13:8] (ecoded conste ed values. Usi ivalent C/N es <i>EQU_9</i>) is froz Noise 2 ST[13:8]	Ilation. It is a r ng a look-up t timation). ten until a nev e estimation 1	neasure of th able, an v read. on (MSBs
7 RESE Address: Type: Reset:	[7:6]	accumul mean dis equivale When N 6 0x09 R 0x00 Noise e Reserve	ator is correlat stance betwee nt noise degra OISE_EST[7:0 5	ted with the spre en calculated poi adation can be ca 0] is read, NOISI 4 SBs)	ading of the dents and mapp alculated (equ E_EST[13:8] (ecoded conste ed values. Usi ivalent C/N es <i>EQU_9</i>) is froz Noise 2 ST[13:8]	Ilation. It is a r ng a look-up t timation). ten until a nev e estimation 1	neasure of th able, an v read. on (MSB s

EQU_10					Imagina	ry constel	lation part
7	6	5	4	3	2	1	0
			Q_CONS	ST[7:0]			
Address:	0x0A						
Туре:	R						
Reset:	0x00						
Description:	Imaginar	y constellation	part				
[7:		T [7:0]: imaginary CONST (<i>EQU_1</i>				e 8 MSBs. Wh	en Q_CONST
EQU_11				R	Re	al constel	lation part
7	6	5	4	3	2	1	0
			I_CONS	·T[7:0]			
Address:	0x0B						
Туре:	R						
Reset:	0x00						
Description:	Real con	stellation part	$\mathbf{\tilde{\mathbf{A}}}$				
[7.	01 I CONST	[7:0]: real part fro	om constell	ation truncated	to the 8 MSI	R	
[/.		[7.0]. Iou put io		allon, iranoalou		23.	
INITDEM_0				Der	nodulatio	on frequer	icy (LSBs)
7	6	5	4	3	2	1	0
			DEM_FQ	CY[7:0]			
Address:	0x0C)					
Туре:	R/W						
Reset:	0x00						
Description:	Demodul	ation frequency	/ (LSBs)				
[7:	demodula	CY [7:0]: LSBs of tion frequency = resolution = F _{CLI}	DEM_FQC	Y[15:0] x F _{CLK} /	2 ¹⁶ .		ι.
INITDEM_1				Den	nodulatio	on frequen	cy (MSBs)
7	6	5	4	3	2	1	0
			DEM_FQ	CY[15:8]			
Address:	0x0D						
Туре:	R/W						
		~		029 Dov 0			10/110
		D	oc ID 8265				49/410

Front-end registers

Description: Demodulation frequency (MSBs)

[7:0] **DEM_FQCY**[15:8]: MSBs of the value that gives the initial demodulation frequency. See *INITDEM_0*.

INITDEM_2				Scanni	Scanning latency		
7	6	5	4	3	2	1	0
			LATE	NCY			
Address:	0x0E						
Туре:	R/W						
Reset:	0x00						
Description:	Scannin	g latency		.0			
[7:	01 LATENC	Y defines the	duration of ea	ch sten when i	using the freq	uency scannin	n feature. The

[7:0] **LATENCY**: defines the duration of each step when using the frequency scanning feature. The effective latency expressed with the system clock period T_{clk} as unit is: 65 536 x latency. (at $F_{CLK} = 50$ MHz, min = 1.31 ms, max = 334 ms).

INITDEM_3					Demodulation scan step (LSBs)			
7	6	5	4	3	2	1	0	
			SCAN_ST	[EP[7:0]				
Address:	0x10							
Туре:	R/W							
Reset:	0x00							
Description:	Demodul	ation scar	n step (LSBs)					

[7:0] SCAN_STEP[7:0]: LSBs of SCAN_STEP (unsigned 14-bit value) that defines the step between two successive demodulation frequencies: (SCAN_STEP / 2¹⁶) x F_{CLK}.

INITDEM_4				De	Demodulation scan step control					
7	6	5	4	3	2	1	0			
RESERV	ED			SCAN_ST	FEP[13:8]					
Address:	0x11									
Туре:	R/W									
Reset:	0x40									
Description:	Demod	ulation scan s	step control							
[7	:6] Reserve	ed								
[5	.0] SCAN_9	STEP[13:8]: six	MSBs of SCA	N_STEP (uns	igned 14-bit va	alue). See <mark>INI7</mark>	<i>"DEM_3</i> .			

50/410

Doc ID 8265038 Rev 2



INITDEM_5 Demodulator control 6 7 5 4 3 2 1 0 IN_DEMOD_EN SCAN ON AUTOSTOP SCALE A SCALE B RESERVED Address: 0x12 Type: R/W **Reset:** 0x08 **Description:** Demodulator control [7] IN_DEMOD_EN: quadrature demodulation before Nyquist matched filtering. 0: performed using a simpler sequencer that always requires F_{SAMPLED} = 4 x F_{CLK}. In this case, all other bits in registers INITDEM_0 to INITDEM_5 are irrelevant. 1: performed by the programmable initial demodulator. [6] SCAN_ON: if 1, enables the frequency scanning feature (IN_DEMOD_EN must be 1 too). [5] AUTOSTOP: if 1, frequency scanning (when enabled) automatically stops as soon as the IC has found a signal to lock onto and enters tracking state. [4] SCALE_A: together with SCALE_B, controls the scaling factor applied in the initial demodulator so that its overall gain is unity. Overall gain is proportional to: $2^{-11} + 2^{-13} \times [2^{(1 + SCALE_A)} + 2^{SCALE_B}]$. Suggested value is 0. [3:2] SCALE B: together with SCALE A, controls a scaling factor applied in the initial demodulator so that its overall gain is unity. Suggested value is 10. [1:0] Reserved DELAGC_0 Maximum PWM rate for AGC2 7 2 6 3 0 4 1

	AGC2MAX
Address:	0x14
Туре:	R/W
Reset:	0x00
Description:	Maximum PWM rate for AGC2

 [7:0] AGC2MAX: defines the maximum PWM rate allowed for AGC2 as: maximum AGC2 PWM rate = AGC2MAX/0xFF x 100%.
 Examples: if AGC2MAX = 0x00, maximum rate = 0% (that is, flat). If 0x40, max. rate = 25%, and so on.

Туре:	R/W						
Reset:	0x00						
		D\\/\/ roto fo					
Description:	Minimum	PWM rate fo	or AGC2				
[7:	minimum /	AGC2 PWM ra : if AGC2MIN =	ate = AGC2M	M rate allowed IN/0xFF x 100 num rate = 100). If 0xBF, min.	rate = 75%,
DELAGC_2					Maximum	PWM rate	for AGC
7	6	5	4	3	2	1	0
			AGC1	МАХ			
Address:	0x16						
Туре:	R/W						
Reset:	0x00						
Description:	Maximum	n PWM rate f	or AGC1				
[7:	maximum	AGC1 PWM r	ate = AGC1N	1AX/0xFF x 10	ed for AGC1 as 10%. 6 (that is, flat).		te = 25%, and
DELAGC_3					Minimum	PWM rate	for AGC
7	6	5	4	3	2	1	0
			AGC1	MIN			
Address:	0x17						
Туре:	R/W)					
Beert	0x00						
Reset:	0000						

 [7:0] AGC1MIN: defines the minimum PWM rate allowed for AGC1 as: minimum AGC1 PWM rate = AGC1MIN/0xFF x 100%.
 Examples: if AGC1MIN = 0xFF, minimum rate = 100% (that is, flat). If 0xBF: min. rate = 75%, and so on.

DELAGC_	4		o between	en AGC1/AGC2 PWM rate slopes				
7	6	5	4	3	2	1	0	
	RATIO_A		RAT	Ю_В		RATIO_C		
Address:	0x18							
Туре:	R/W							
52/410			Doc ID 8265	5038 Rev 2			57	

Confidential

Reset:	0x00
Description:	Ratio between AGC1/AGC2 PWM rate slopes. For strong RF signals, AGC1 is allowed to decrease from its maximum (nominal) level and the relation between the slopes of AGC1 and AGC2 PWM rates as functions of RF level is user-defined by: $slope[AGC1]/slope[AGC2] = (2^{RATIO}A + 2^{RATIO}B) / 2^{RATIO}C$.
[7:5] RATIO_A

- [4:3] RATIO_B
- [2:0] RATIO_C

DELAGC_5

STi7197

AGC2 PWM rate threshold

AGC freeze control

7	6	5	4	3		2	1	0
			AGC2_	THRES	7			
Address:	0x19			1				
Туре:	R/W							
Reset:	0x00		•					
Description:	AGC2 PV	VM rate thre	shold					

- [7:0] AGC2_THRES: AGC1 PWM rate is allowed to decrease from its maximum value when the RF input level is above a take-over point defined by the PWM rate of AGC2 falling below the following threshold.
 - AGC2_THRESH/0d255 x 100%, that is, AGC2_THRESH/0xFF x 100%.

DELAGC 6

7	6	5	4	3	2	1	0
DAGC_ON	FRZ2	_CTRL	FRZ1	_CTRL		RESERVED	
Address:	0x1A						
Туре:	R/W						
Reset:	0x00						
Description:	AGC fr	eeze control					

[7] DAGC_ON

0: only AGC2 is available for gain control and ACG1 is flat. All other bits in registers 0x14 to 0x1A are irrelevant.

1: delayed AGC feature is active (AGC1 and AGC2 available for optimum tuner and IF stage gain control in application.



[6:5] FRZ2_CTRL: (effective only when DAGC_ON = 1).

00: no freeze

01: AGC2 is frozen at its current PWM rate as soon as the AGC loop locks but is released if the AGC loop is forced to unlock (that is, if signal WAGC_ACQ goes back to 0)

10: AGC2 is frozen at its current PWM rate as soon as the AGC loop locks (as flagged by WAGC_ACQ) and is not released until the next general reset (hard or soft) 11: AGC2 is immediately frozen at its current PWM rate

[4:3] **FRZ1_CTRL**: (effective only when DAGC_ON = 1).

00: no freeze

01: AGC1 is frozen at its current PWM rate as soon as the AGC loop locks but is released if the AGC loop is forced to unlock (that is, if signal WAGC_ACQ goes back to 0) 10: AGC1 is frozen at its current PWM rate as soon as the AGC loop locks (as flagged by WAGC_ACQ) and is not released until the next general reset (hard or soft)

- 11: AGC1 is immediately frozen at its current PWM rate
- [2:0] Reserved

DELAGC 7

Confidentia

DELAGC_7				X	ADC average	e magnit	ude (LSBs)
7	6	5	4	3	2	1	0
	ADC_AVG_I	MAG[4:0]			TIME_CST		RESERVED
Address:	0x1C						
Туре:	R/W						
Reset:	0x00						
Description:	ADC ave	erage magn	itude (LSBs)				

- [7:4] ADC_AVG_MAG[4:0]: four LSBs of ADC average magnitude (unsigned 12-bit value, R). The actual ADC average magnitude rate is: ADC_AVG_MAG/2⁴. For example, if ADC average magnitude = 1024, this means there is an ADC out-of-range event on average every fourth sampling.
- [3:1] **TIME_CST**: defines the time constant of the integrator used to measure the ADC average magnitude. The actual time constant (expressed with the clock cycle as time unit) is: $2^{(10 + TIME_CST)}$, so can range from 2^{10} to 2^{17} .

[0] Reserved

DELAGC 8

ADC average magnitude (MSBs)

7	6	5	4	3	2	1	0
			ADC_AVG_	MAG[11:5]			
Address:	0x1D						
Туре:	R						
Reset:	0x00						
Description:	ADC av	erage magni	tude (MSBs)				

[7:0] ADC_AVG_MAG[11:5]: eight MSBs of ADC average magnitude (unsigned 12-bit value).



							nu register:
DELAGC_10						Ana	alog AGC1
7	6	5	4	3	2	1	0
			AGC2SE	01[7:0]			
Address:	0x20						
Туре:	R						
Reset:	Undefined	ł					
Description:	Analog AC	GC1					
[7:0]	AGC2SD1[delayed AG		is of 2's comple	ment 10-bit va	ue (-512 to +5	511). AGC2SE	01 is sent by
DELAGC_11						Ana	alog AGC1
7	6	5	4	• 3	2	1	0
			AGC2SE	01[9:8]			
Address:	0x21						
Туре:	R						
Reset:	Undefined	ł					
Description:	Analog AC	GC1	.0				
[7:2]	Reserved	5					
[1:0]	AGC2SD1[delayed AC		es of 2's comple	ement 10-bit va	lue (-512 to +5	511). AGC2SI	01 is sent by
DELAGC_12		\mathbf{O}				Ana	alog AGC2
7	6	5	4	3	2	1	0
			AGC2SE	02[7:0]			
Address:	0x22						
Туре:	R						
		4					
Reset:	Undefined	4					

[7:0] AGC2SD2[7:0]: 8 LSBs of 2's complement 10-bit value (-512 to +511). AGC2SD2 is sent by delayed AGC.

DELAGC_1	3					Ana	alog AGC2
7	6	5	4	3	2	1	0
			AGC2SI	02[9:8]			
Address:	0x23						
			Doc ID 8265	5038 Rev 2			55/410

Туре:	R
Reset:	Undefined
Description:	Analog AGC2

- [7:2] Reserved
- [1:0] AGC2SD2[9:8]: 2 MSBs of 2's complement 10-bit value (-512 to +511). AGC2SD2 is sent by delayed AGC.

WBAGC_0						Ana	alog AGCs
7	6	5	4	3	2	1	0
			AGC2SI	D[7:0]]			
Address:	0x24						
Туре:	R/W			.0			
Reset:	0x00						
Description:	Analog AGC	S					

[7:0] AGC2SD[7:0]: 8 LSBs of offset binary 10-bit value AGC2SD sent by the WBAGC block to internal sigma-delta modulator to create AGC1, AGC2 (that is, AGC2SD defines the AGC PWM rates). Its initial value should be programmed to obtain a reasonable initial AGC level given the expected RF input level range to speed up acquisition.

WBAGC_1	
---------	--

WBAGC_1		<u> </u>				Analog AGCs		
7	6	5	4	3	2	1	0	
RESERVED			ACQ_T	HRESH		AGC2	2SD[9:8]	
Address: Type: Reset: Description:	0x25 R/W 0x02 Analog	AGCs						

- [7:6] Reserved
- [5:2] ACQ_THRESH: WBAGC is considered in lock when the rate of the AGC PWM outputs has not needed any update for 2^(ACQ_THRESH) clock cycles. Suggested value: 0xA
- [1:0] AGC2SD[9:8]: 2 MSBs of offset binary 10-bit value is sent by the WBAGC block to internal sigma-delta modulator to create AGC1, AGC2 and AGC12B. See WBAGC_0.

WBAGC_2			WBAGC	reference			
7	6	5	4	3	2	1	0
RESERVED				I_REF			
Address:	0x26						
Туре:	R/W						
56/410			Doc ID 826	5038 Rev 2			57

0x00 **Reset:**

Description: WBAGC reference

[7] Reserved

[6:0] I_REF: WBAGC reference. Defines the value to which the analog AGC loop tries to bring the average magnitude of the signal sampled by the ADC.

WBAGC_3

WBAGC control

7	6	5	4	3	2	1	0			
RESERVED	WAGC_CLR	WAGC_INV	WAGC_EN	WAGC_ACQ	SWAP	RESEF	RVED			
Address:	0x27									
Туре:	R/W									
Reset:	0x20R)x20R								
Description:	WBAG	WBAGC control								
	[7] Reserv	ed								
	[6] WAGC_ self-clea		esets the WB	AGC function (A	AGC1, AGC2,	AGC12B are fl	at). This bit is			
	[5] WAGC _	INV: controls th	ne sense of the	e WBAGC com	parator. Sugge	sted value: 1				
		EN: when 1, W		enabled. When e).	ı 0, it is frozen	in its current s	tate (PWM			
	[3] WAGC_	ACQ: WBAGC	lock status (1	when locked).						

[2] SWAP: defines the ordering of the data bits out of the ADC. (If 0, SAMPLED_IF[0] is LSB; if 1, SAMPLED_IF[0] is MSBs).

[1:0] Reserved

WBAGC_4		()			Acquis	ition coun	ter (LSBs)
7	6	5	4	3	2	1	0
			AGC_COL	JNT[7:0]			
Address:	0x28						
Туре:	R/W						
Reset:	0x00						
Description:	Acqu	isition counter (LSBs)				

[7:0] ACQ_COUNT[7:0]: low byte of the acquisition counter that checks the number of clock cycles without any AGC PWM rate update. Test use only.



WBAGC_5					Acquis	ition coun	ter (MSB
7	6	5	4 ACQ_CO	3	2	1	0
			ACQ_CO	ן אונ			
Address:	0x29						
Туре:	R/W						
Reset:	0x00						
Description:	Acquisiti	on counter (N	MSBs)				
[7:0				acquisition cou Test use only.	unter that chec	ks the number	of clock cycle
WBAGC_6					AGC lo	op respor	nse (LSB
7	6	5	4	• 3	2	1	0
			ROLI	-[7:0]			
Address:	0x2A						
Туре:	R/W						
Reset:	0x00		. 7				
Description:	AGC loo	p response (LSBs)				
[7:0)]: low byte of t , the smaller th			trols the AGC I	oop response.	The greater
WBAGC_7					AGC lo	op respon	se (MSB
7	6	5	4	3	2	• •	` 0
			ROLL				
Address:	0x2B						
Туре:	R/W						
Reset:	0x00						
Description:		p response (MSBs)				
[7:0		8]: high byte c , the smaller th			ontrols the AGC	C loop respons	e. The great
STLOOP_1			ę	Symbol tin	ning recov	ery loop g	ain (LSB
7	6	5	4	3	2	1	0
			DIRECT_	GAIN[7:0]			
Address:	0x2C						
Туре:	R/W						
58/410			Doc ID 826	5038 Rev 2			

Reset: 0x00

Description: Symbol timing recovery loop gain (LSBs)

[7:0] DIRECT_GAIN[7:0]: defines the gain of the direct path in the timing recovery loop. The greater this value, the greater the timing loop damping factor. (Damping factor is also defined by INTEGRAL_GAIN below).
 Algorithms #1, #2, #3: 7 bits used by these algorithms.
 Algorithm #0: 8 LSBs of the 11-bit value for this algorithm.

STLOOP_2			S	ymbol timi	ing recove	ery loop g	ain (MSBs)
7	6	5	4	3	2	1	0
		RESERVED				DIRECT_GAIN[10	:8]
Address:	0x2D						
Туре:	R/W			.0			
Reset:	0x00			×			
Description:	Symbol t	timing recov	ery loop gain	(MSBs)			
[7:	3] Reserved	ł	0				

[2:0] DIRECT_GAIN[10:8]: see STLOOP_1.Not used by algorithms #1, #2, #3. Algorithms #0: MSBs of the 11-bit value for this algorithm.

STLOOP_3		S	ymbol ti	ming reco	very loop	integral ga	ain (LSBs)
7	6	5	4	3	2	1	0
			INTEGRAL_	GAIN[7:0]			
Address:	0x2E	0					
Туре:	R/W						
Reset:	0x00						
Description:	Symbol ti	ming recovery	/ loop integ	ral gain (LSE	3s)		

[7:0] INTEGRAL_GAIN[7:0]: defines the gain of the integral path in the timing recovery loop. The greater this value, the wider the timing loop bandwidth and the smaller the damping factor. (Damping factor is also defined by DIRECT_GAIN above). Should not be programmed to 0x1F. Algorithms #1, #2, #3: LSBs of the 10-bit coding gain value. Algorithm #0: 8 bits of the coding gain.

STLOOP	_4			Symbol tii	ming reco	very loop	gain scale	
7	6	5	4	3	2	1	0	
	GAIN_SCALE_PATH0			AIN_SCALE_PATH	11	INTEGRAL_GAIN[9:8]		
Address:	0x2F							
Туре:	R/W							

\$77	Doc ID 8265038 Rev 2	59/410

k00

Description: Symbol timing recovery loop gain scale

[7:5] GAIN_SCALE_PATHO: not used with STL algorithm #0.

With STL algorithms #1 to 3 (*STLOOP_10*): defines the reduction factor (2^{GAIN_SCALE_PATH0}) automatically applied to the direct gain once the symbol timing loop has completed and is in tracking mode in order to reduce the jitter on the recovered symbol sampling instants. Causes the damping factor to decrease by 2^{GAIN_SCALE_PATH0} (damping factor adjustment is also affected by GAIN_SCALE_PATH1).

[4:2] GAIN_SCALE_PATH1: not used with STL algorithm #0.

With STL algorithms #1 to 3 (*STLOOP_10*): defines the reduction factor (2^{GAIN_SCALE_PATH1}) applied to the integral gain once the symbol timing loop has completed and is in tracking mode in order to reduce the jitter on the recovered symbol sampling instants. Causes the STL loop bandwidth to decrease by SQRT (2^{GAIN_SCALE_PATH1}) and the damping factor to increase by this same factor (damping factor adjustment is also affected by GAIN_SCALE_PATH0).

[1:0] **INTEGRAL_GAIN**[9:8]: not used with STL #0 (INTEGRAL_GAIN_LO only is used with STL #0).

With STL algorithms #1 to 3: MSBs of the 10-bit value coding the gain of the integral path in the timing recovery loop. The greater this value, the wider the STL loop bandwidth.

STLOOP_5					Symbol r	Symbol rate (LSBs)	
7	6	5	4	3	2	1	0
			SYMB_RAT	E[7:0]			
Address:	0x30						
Туре:	R/W						
Reset:	0x00						
Description:	Symbol r	rate (LSBs)					

[7:0] **SYMB_RATE**[7:0]: low byte of a 32-bit accumulator that represents the symbol timing frequency. This accumulator must be initialized by the user according to the following formula: SYMB_RATE[31:0] = 2^{32} x (nominal symbol rate / system clock frequency). The symbol rate is taken into account only when writing the MSB (*STLOOP_8*).

STLOOP_6 Symbol rate (lower mid byte) 7 6 5 4 3 2 1 0 Image: SYMB_RATE[15:8] SYMB_RATE[15:8] Image: SYMB_RATE[15:8]

Description: Symbol rate (lower mid byte)

60/410

Doc ID 8265038 Rev 2



Symbol rate (MSBs)

[7:0] SYMB_RATE[15:8]: second byte of a 32-bit accumulator that represents the symbol timing frequency. This accumulator must be initialized by the user according to the formula given for STLOOP_5.

STLOOP_7

Symbol rate (upper mid byte)

7	6	5	4	3	2	1	0
			SYMB_RATE	_2[23:16]			
Address:	0x32						
Туре:	R/W						
Reset:	0x00						
Description:	Symbol	rate (upper	mid byte)				
[7:0]: third byte of a ulator must be				

STLOOP_5

STLOOP_8

•••••						• ,	
7	6	5	4	3	2	1	0
			SYMB_RATE_	3[31:24]			
Address:	0x33		.0				
Туре:	R/W	5					
Reset:	0x00						
Description:	Symbol r	rate (MSBs)					

[7:0] SYMB_RATE_3[31:24]: most significant byte of a 32-bit accumulator that represents the symbol timing frequency. This accumulator must be initialized by the user according to the formula given for STLOOP_5.

STLOOP_9			Syn	nbol timin	g recovery	loop pha	se control
7	6	5	4	3	2	1	0
RESERVED	PHASE_EN	PHASE_CLR			ERR_RANGE		
Address:	0x34						
Туре:	R/W						
Reset:	0x00						
Description:	Symbol	I timing recove	ery loop phas	e control			
	[7] Reserve	ed					

[6] **PHASE_EN**: when 1, forces the direct path to be immediately enabled even though previous stages have not locked yet.



- [5] PHASE_CLR: when 1, clears the STL accumulator, internal symbol enable pulses are no more generated. Also has the effect of freezing all blocks that work at symbol rate, in particular CRL and STL.
- [4:0] **ERR RANGE**: can be used to saturate the timing frequency correction accumulator to $\pm 2^{(\text{ERR}_R\text{ANGE} + 1)}$ 1. Should not be programmed to 0x1F. Suggested value: 0x1E.

STLOOP_1	0	Symbol timing recovery loop algorithm control									
7		6	5	4	3	2	1	0			
ROLL	.OFF		ALG	OSEL	DIR	EN_DIR	ERR_CLR	ERR_EN			
Address:		0x35									
Туре:		R/W									
Reset:		0x00									
Description:		Symbol	timing recov	ery loop algoi	rithm control						
	[5:4]	00: 0.15 10: 0.18 ALGOS 00: STL 10: STL	EL: defines the algorithm #0. algorithm #2.	of the Nyquist fil e algorithm use	01; 0.12 d for symbol ti 01: STL alg 11: STL alg	orithm #1. orithm #3.		timing loop.			
	[3]		· · · · · · · · · · · · · · · · · · ·	ity of the discri	-		-				
	[2]		: when 1, the t or test use onl	iming loop inclu y. Set to 1.	udes a direct p	ath, when 0 or	nly the integral	path has an			
	[1]	ERR_CI	R: when 1, cl	ears the STL in	tegral path.						
	[0]		ERR_EN : when 1, forces the integral path to be immediately enabled even though the WBAGC has not fully locked yet.								
CRL_1		(Carrie	r recovery	loop gain			
7		6	5	4	3	2	1	0			
PN_LOOP_BYPASS			GAIN_DIR								
Address:		0x38									
Туре:		R/W									
Reset:		0x00									
Description:		Carrier	recovery loo	p gain							
	[7]	PN_LOO		when set to 1, t	he phase nois	e loop is bypas	sed. When set	t to 0, the loop			
62/410				Doc ID 8265	6038 Rev 2			57			

Doc ID 8265038 Rev 2

- [6:4] GAIN_DIR: defines the gain of the direct path in the carrier recovery loop. The greater this value, the greater the damping factor. (Damping factor is also defined by GAIN_INT below).
- [3:0] **GAIN_INT**: defines the gain of the integral path in the carrier recovery loop. The greater this value, the wider the carrier loop bandwidth and the smaller the damping factor. (Damping factor is also defined by GAIN_DIR above).

```
CRL 2
```

Carrier recovery loop gain reduction factor

7	6	5	4	3	2	1	0	
	GAIN_I	DIR_PN		GAIN_[NT_ADJ			
Address:	0x39							
Туре:	R/W							
Reset:	0x06							
Description:	Carrier recovery loop gain reduction factor							

- [7:4] GAIN_DIR_PN: defines the gain of the phase noise (PN) loop (see CRL_8).
- [3:2] GAIN_DIR_ADJ: defines the reduction factor applied to the direct gain once the chip has acquired and is in tracking mode in order to reduce the jitter on the recovered carrier phase. Causes the damping factor to decrease by a factor 2^{GAIN_DIR_ADJ}. (Damping factor adjustment is also affected by GAIN_INT_ADJ below).
- [1:0] GAIN_INT_ADJ: defines the reduction factor applied to the integral gain once the chip has acquired and is in tracking mode in order to reduce the jitter on the recovered carrier phase. Causes the carrier loop bandwidth to decrease by factor SQRT(2^{GAIN_INT_ADJ}) and the damping factor to increase by this same factor. (Damping factor adjustment is also affected by GAIN_DIR_ADJ above).



CRL_3					Carrier re	ecovery lo	op contro				
7	6	5	4	3	2	1	0				
RESERVED	PN_LOOP_SEL	INT_DIS	DIR_DIS	INT_EN	DIR_EN	PH_EN	SW_EN				
Address:	0x3A										
Гуре:	R/W										
Reset:	0x00										
Description:	Carrier	recovery loop	o control								
	[7] Reserve	ed									
		DP_SEL : carrie uses equalizer	er recovery loo output.		n. es phase-noise	loop output.					
	[5] INT_DIS	INT_DIS : when 1, disables the integral path of the carrier recovery loop.									
	[4] DIR_DI S	DIR_DIS : when 1, disables the direct path of the carrier recovery loop.									
		: when 1, force have not locked		bath to be imm	ediately enable	ed even thoug	n previous				
		: when 1, force t locked yet.	es the direct pat	h to be immed	iately enabled	even though p	revious stage				
	[1] PH_EN :	when 1, enab	les the phase a	accumulator, w	hen 0, freezes	at its current	/alue.				
	[0] SW_EN	: when 1, enab	oles the freque	ncy sweep fund	ction.						
CRL_4		5			Carrier re	covery loo	op captur				
7	6	5	4	3	2	1	0				
			CRL_SN/	APSHOT							
Address:	0x3B	0									
Туре:	R/W										
Reset:	0x00										
Description:	Carrier	recovery loop	o capture								
					SE[23:0] and IF Intents of these						
CRL_5			Carrier r	ecovery lo	oop phase	accumula	tor (LSBs				
7	6	5	4	3	2	1	0				
			APHAS	E[7:0]							
Address:	0x3C										
Туре:	R/W										
Reset:	0x00										
Description:	Carrier	recovery loop	o phase accu	mulator (LSE	Bs)						
64/410			Doc ID 826	5038 Rev 2							

Downloaded from Arrow.com.

[7:0]			e of the phase ac ly does not need				offset	
CRL_6			Carrier	recovery	y loop pha	se accumu	ılator (mid byte)	
7	6	5	4	3	2	1	0	
			APHASE[1	5:8]				
Address:	0x3D							
Туре:	R/W							
Reset:	0x00							
Description:	Carrier	arrier recovery loop phase accumulator (mid byte)						
[7:0]			m byte of the pha ly does not need				uency offset	
CRL_7			Carrier rec	overy lo	op phase	accumulat	or (MSBs)	
7	6	5	4	3	2	1	0	
			APHASE[23	8:16]				
Address:	0x3E		\mathbf{i}					
Туре:	R/W							
Reset:	0x00							
Description:	Carrier	recovery loop	phase accum	ulator (MS	Bs)			
[7:0]			byte of the phase ly does not need				ncy offset	
CRL_8				2nd ca	arrier reco	very loop o	coefficient	
7	6	5	4	3	2	1	0	
RESERVED		CRL_TH			CRL_COEFF			
Address:	0x3F							

Address:	0x3F		
Туре:	R/W		
Reset:	0x00		
Description:	2nd car	rier recovery	loop coefficient

[7:6] Reserved

[5] **CRL_TH**: carrier recovery loop threshold. When set to 1, the thresholds are -16/+15, when 0, -3/+3.



Information classified Confidential - Do not copy (See last page for obligations)

[4:0] **CRL_COEFF**: carrier recovery loop coefficient. Used to obtain the phase-noise loop gain factor. PN loop gain = (CRL_COEFF/16) x 2^{GAIN_DIR_PN + 3}(see <u>CRL_2</u>). Example: if CRL_COEFF = 0x08, PN loop gain = $8/16 \times 2^{GAIN_DIR_PN} = 0.5 \times 2^{GAIN_DIR_PN}$ + 3.

CRL_9	Carrier recovery loop frequency offset (
7	6	5	4	3	2	1	0		
			IPHASE	E[7:0]					
Address:	0x40								
Туре:	R/W								
Reset:	0x00								
Description:	Carrier re	arrier recovery loop frequency offset (LSBs)							
[7:0]	frequency <i>CTRL_5</i>). the followi F_offset =	PHASE [7:0]: low byte of a signed 28-bit accumulator that represents the demodulation requency offset (after mirroring if spectral inversion is enabled through bit SPEC_INV in <i>CTRL_5</i>). This accumulator must be programmed to its nominal value by the user according to the following formula: $f_offset = (IPHASE / 2^{28}) \times F_S [F_S = symbol rate]$ mportant: taken into account only on writing of <i>CRL_14</i> . See also <i>CRL_4</i> .							
CRL_10			Carrier re	covery loc	op frequen	cy offset (lower mid byte)		
7	6	5	4	3	2	1	0		
			IPHASE	[15:8]					
Address:	0x41	0							
Туре:	R/W	,							
Reset:	0x00)							
Description:	Carrier re	covery loop	o frequency o	ffset (lower m	nid byte)				

[7:0] IPHASE[15:8]: second byte of a signed 28-bit accumulator. See CRL_9.

CRL_11			Carrier re	covery loc	op frequen	cy offset (upper mid byte)
7	6	5	4	3	2	1	0
			IPHASE	[23:16]			
Address:	0x42						
Туре:	R/W						
Reset:	0x00						
Description:	Carrier	recovery loop	o frequency o	ffset (upper i	mid byte)		

66/410	Doc ID 8265038 Rev 2	57

	[7:0]	IPHASE[23	:16]: third by	yte of a signed	28-bit accum	ulator. See CRL	_ 9 .			
CRL_12				Carrie	r recovery	loop frequ	ency offs	et (MSB		
7		6	5	4	3	2	1	0		
		RESERVE	D			IPHASE[27:24]			
Address:		0x43								
Гуре:		R/W								
Reset:		0x00								
Description:	:	Carrier rec	overy loop	frequency o	ffset (MSBs)					
	[7:4]	Reserved								
			:24]: four M	SBs of a signe	d 28-bit accur	nulator. See CR	PL 9.			
		Ľ		-						
CRL_13				C	arrier reco	overy loop s	sweep val	ue (LSB		
7		6	5	4	3	2	1	0		
				SWEEL	2[7:0]					
ddress:		0x44								
уре:		R/W		\mathbf{O}						
Reset:		0x00								
Description:		Carrier rec	Carrier recovery loop sweep value (LSBs)							
	[7:0]					sweep value. Th symbol defined				
		The sweep rate in Hz/s is therefore: Rsweep = (sweep_value / 2^{28}) x F _S ²								
		Note: Writi	ing of CRL_	9 to CRL_12 r	nust be followe	ed by write acce	ess to this reg	ister.		
CRL_14				Ca	arrier reco	very loop s	weep val	ue (MSB		
7		6	5	4	3	2	-	0		
		RESERVE	D			SWEEF	P[3:0]			
					•					
Address:		0x45								
		0x45 R/W								
уре:										
Type: Reset:	:	R/W 0x00	overy loop	sweep value	e (MSBs)					
Address: Type: Reset: Description:		R/W 0x00	overy loop	sweep value	e (MSBs)					



Description:

PMFAGC_0					PMFAGC lo	ck thresh	old (LSBs)
7	6	5	4	3	2	1	0
			LOCK_THF	RESH[7:0]			
Address:	0x48						
Туре:	R/W						
Reset:	0xFF						

PMFAGC lock threshold (LSBs)

[7:0] LOCK_THRESH[7:0]: LSBs of the value that codes the number of clock cycles after which it is
assumed that the PMFAGC has locked. Suggested value: 0xFF.

PMFAGC_1			Р	MFAGC lo	ck thresho	old (MSBs)
7	6 5	4	• 3	2	1	0
	RESERVED			LOCK_THF	RESH[11:8]	
Address:	0x49					
Туре:	R/W					
Reset:	0x04					
Description:	PMFAGC lock thresh	nold (MSBs)				
	Reserved	; four MSBs of	the value that	codes the num	ber of clock cy	vcles after
[0:0]	which it is assumed that					
PMFAGC_2	0				PMFAC	GC control
7	6 5	4	3	2	1	0
	RESERVED	PMFA_LOCK_STATE	PMFA_F_UNLOCK	PMFA_F_LOCK	WBAGC_F_LOCK	UP_STOP
Address:	0x4A					
Туре:	R/W					
Reset:	0x00					
Description:	PMFAGC control					
[7:5]	Reserved					

- [4] PMFA_LOCK_STATE: internal flag that indicates if the PMFAGC has locked.
- [3] PMFA_F_UNLOCK: overrides the internal PMFAGC lock status bit to be unlocked.

68/410



- [2] **PMFA_F_LOCK**: overrides the internal PMFAGC lock status bit to be locked.
- [1] WBAGC_F_LOCK: overrides the internal WBAGC lock status bit to be locked.
- [0] UP_STOP: stops PMFAGC update, post-filter gain is stuck at its current value. Normal value: 0.

PMFAGC_3

Post-filter digital AGC (PMFAGC)

7	6	5	4	3	2	1	0
			PMFA_A	CC[7:0]			
Address:	0x4C						
Туре:	R/W						
Reset:	0x00						
Description:	Post-filte	er digital AGC	C (PMFAGC)	.0			

[7:0] **PMFA_ACC**[7:0]: low byte of the unsigned 20-bit accumulator that controls the scaling performed by the PMFAGC block. Normally does not need programming.

PMFAGC_4					Post-filter digita	al AGC (P	MFAGC)
7	6	5	4	3	2	1	0
			PMFA_ACC[15:8	3]			
Address:	0x4D		.0				
Туре:	R/W	5					
Reset:	0x00						
Description:	Post-filter of	digital AG	C (PMFAGC)				

[7:0] **PMFA_ACC**[15:8]: second byte of the unsigned 20-bit accumulator that controls the scaling performed by the PMFAGC block. Normally does not need programming.

PMFAGC_5					Post-filter dig	gital AGC	(PMFAGC)
7	6	5	4	3	2	1	0
			PMFA_ACC	C[19:16]			
Address:	0x4E						
Туре:	R/W						
Reset:	0x0D						
Description:	Post-filt	er digital AGC	(PMFAGC)				
[7:4] Reserve	d					

[3:0] **PMFA_ACC**[19:16]: four MSBs of an unsigned 20-bit accumulator that controls the scaling performed by the PMFAGC block. Normally does not need programming.

6

5

4

INTER_0

7

		Interru	ıpt mask 1
3	2	1	0
LMS2	LMS1	3C_LOCK_ENABLE	MPEGB

MPEGA	UNCORRA	DI_LOCKA	CARRIER_LOCK	LMS2	LMS1	WBAGC_LOCK_ENABL	MPEGB
Address:	0x50						
Туре:	R/W						
Reset:	0xFF						
Description:		nterrupt mask 1. When a bit is set to 1, it indicates that the corresponding interrupt egister is masked.					
	[7] MPEGA	: MPEG - FEC	A/C mask.				
	[6] UNCOR	RA: UNCORR	- FEC A/C ma	sk.			
	[5] DI_LOC	KA: DI_LOCK	- FEC A/C ma	sk.			
	[4] CARRIE	R_LOCK: carr	ier lock mask.				
	[3] LMS2 : E	EQU_LMS2 ma	sk.				
	[2] LMS1 : E	.MS1: EQU_LMS1 mask.					
	[1] WBAGC	LOCK_ENA	BLE: WAGC_I	T mask.			
			P mack				
	[0] MPEGB	: MPEG - FEC	D Mask.				
INTER 1	[0] MPEGB	: MPEG - FEG	D Mask.			Interru	ıpt mask 2
INTER_1	[0] MPEGB	5 MPEG - FEC	4 Mask.	3	2	Interru	ipt mask 2
		5 5 S		3 S	UPDATE_READY 0		-
7	6	5	4			1	0
7 ONCORRB	6 SYNCQ	5	4			1	0
7 RHUOODHB ON Address:	6 OON SS Ox51	5	4			1	0
7 BHHOONN Address: Type:	6 Ox51 R/W OxFF Interrup	5	4 ENFADDET	ENCRL_UL_IT	UPDATE_READY	END_FRAME_HEADER	CONTCNT_EVENT
7 BHROON M Address: Type: Reset:	6 Ox51 R/W OxFF Interrup register	ot mask 2. Wh	4 ENERGINA EVER EVER EVER EVER EVER EVER EVER EVE	די חר שטאטא	UPDATE_READY	END_FRAME_HEADER	CONTCNT_EVENT

Confidential



- [5] SYNCI: Viterbi sync I mask.
- [4] **ENFADDET**: fading detection mask.
- [3] **ENCRL_UL_IT**: lock-to-unlock detection mask.
- [2] **UPDATE_READY**: new TSMF from header receive mask.
- [1] END_FRAME_HEADER: TSMF frame header receive mask.
- [0] CONTCNT_EVENT: TSMF from header receive with an invalid continuity counter field mask.

INTER_2

Interrupt 1

—							•
7	6	5	4	3	2	1	0
MPEGA	UNCORRA	DI_LOCKA	CARRIER_LOCK	LMS2	LMS1	WBAGC_LOCK_ENABLE	MPEGB
Address:	0x52			\mathbf{C}			
Туре:	R		0				
Reset:	0x00						
Description:		Software interrupt register. When a bit is set to 1, it indicates that the corresponding source has caused an exception. These bits can only be set to 1 by an exception.					
	[7] MPEC	A: MPEG - FEC	A/C. FEC A/C	has fully locke	d on MPEG d	ata.	
	[6] UNCC	ORRA: UNCORR	- FEC A/C. Re	eed–Solomon ι	Incorrectable of	error for FEC A	VC.
	[5] DI_LC	OCKA: DI_LOCK	- FEC A/C. De	e-interleaver sy	nc detector is	in lock in FEC	A/C.
	[4] CARF	RIER_LOCK: car	rier lock (corne	er lock). CRL (C	ARRIER_LOO	OP) is in lock s	tate.
	[3] LMS2 algori	: EQU_LMS2. Ec hm.	qualizer has su	fficiently conve	rged and has	entered step 2	of LMS
	[2] LMS1 algori	: EQU_LMS1. Eo hm.	qualizer has su	fficiently conve	rged and has	entered step 1	of LMS

- [1] WBAGC_LOCK_ENABLE: WAGC_IT. WBAGC has locked; asserted on rise of WAGC_ACQ in WBAGC_3.
- [0] **MPEGB**: MPEG FEC B. FEC B has fully locked on MPEG data.



INTER_3						I	Interrupt 2
7	6	5	4	3	2	1	0
UNCORRB	SYNCQ	SYNCI	ENFADDET_IT	ENCRL_UL_IT	UPDATE_READY	END_FRAME_HEADER	CONTCNT_EVENT
Address:	0x53						
Туре:	R						
Reset:	0x00						
Description:	Software interrupt register. When a bit is set to 1, it indicates that the corresponding source has caused an exception. These bits can only be set to 1 by an exception.						
	[7] UNCOR	[7] UNCORRB: UNCORR - FEC B. Reed-Solomon uncorrectable error for FEC B.					
	[6] SYNCQ	: Viterbi sync C	acquired for F	EC B.			
	[5] SYNCI :	Viterbi sync I a	cquired for FE	С В.			
	[4] ENFADI	DET_IT: signal	fading detecte	d.			
	[3] ENCRL	_ UL_IT : CRL s	witch from lock	ed to unlocked	d.		
	[2] UPDATE	E_READY: TSN	/IF receives a r	new frame hea	der.		
	[1] END_F	RAME_HEADE	R: TSMF rece	ives frame hea	ader.		
	[0] CONTC	NT_EVENT: ar	n invalid contin	uity counter fie	eld received wit	the frame he	eader.
SIG_FAD_	0				S	Signal fadi	ng control
7	6	5	4	3	2	1	0
	RESERVED			MAGMEA	NLENGTH		ENFADDET
Address:	0x58						
Туре:	R/W						

Reset:	0x14

Description: Signal fading control

- [7:5] Reserved
- [4:1] **MAGMEANLENGTH**: 2^{MAGMEANLENGTH} is the integration length used for signal fading detection.
- [0] **ENFADDET**: When 1, the signal fading detection/correction is active.



Confidential

SIG_FAD_1 Signal fading magnitude 2 7 6 5 4 3 1 0 MAGMEAN Address: 0x59 R Type: **Reset:** 0x00 **Description:** Signal fading magnitude

[7:0] **MAGMEAN**: measured mean magnitude.

SIG_FAD_2					Signal fac	ling low th	nreshold
7	6	5	4	3	2	1	0
			MAGMEAN_	ГН1			
Address:	0x5A						
Туре:	R/W						
Reset:	0x06		0				
Description:	Signal fadin	g low thresho	bld				
			\mathbf{O}				

[7:0] **MAGMEAN_TH1**: low threshold for fading detection.

SIG_FAD_3					Signal fading high threshold			
7	6	5	4	3	2	1	0	
			MAGMEA	N_TH2				
Address:	0x5B							
Туре:	R/W							
Reset:	0x12							
Description:	Signal fa	ading high thr	eshold					

[7:0] **MAGMEAN_TH2**: high threshold for fading detection.

NEW_CRL_	EW_CRL_0					CRL direct gain in blind mode			
7	6	5	4	3	2	1	0		
RESERVED			(GAIN_DIR_BLIN	D				
Address:	0x5C								
Туре:	R/W								
Reset:	0x00								
Description:	CRL dire	ect gain in bl	ind mode						

Doc ID 8265038 Rev 2	73/410

anal fadina biab thrachald

~ ·

- [7:5] Reserved
- [4:0] GAIN_DIR_BLIND: CRL filter direct gain when in blind mode.

7		6	5	4	3	2	1	0
	RESI	ERVED				GAIN_INT_BLIND		
Address:		0x5D						
Туре:		R/W						
Reset:		0x00						
Description:		CRL integ	gral gain in b	olind mode				
		Reserved			.0			
	[4:0]	GAIN_INT	BLIND : CR	L filter integral	gain when in l	blind mode.		
NEW_CRL	_2				c	RL direct ga	ain in LM	S_1 mod
7		6	5	4	3	2	1	0
	RESI	ERVED				GAIN_DIR_LMS1		
Address:		0x5E		N				
Туре:		R/W						
Reset:		0x00	*					
Description:		CRL dired	ct gain in LN	IS_1 mode				
	[7.6]	December						
				_ filter direct gai	n whon in LM	IS 1 mode		
	[4.0]			- Inter unect ga				
NEW_CRL	_3				CRI	L integral ga	ain in LM	S_1 mod
7		6	5	4	3	2	1	0
	RESI	ERVED				GAIN_INT_LMS1		
		0x5F						
Address:		UXJE						
		R/W						
Туре:								
Type: Reset:		R/W 0x00	gral gain in I	_MS_1 mode				
Address: Type: Reset: Description:		R/W 0x00		_MS_1 mode				



NEW_CRL_4			C	CRL direct ga	in in LM	S_2 mode
7	6 5	5 4	3	2	1	0
R	ESERVED			GAIN_DIR_LMS2		
Address:	0x60					
Туре:	R/W					
Reset:	0x00					
Description:	CRL direct gai	in in LMS_2 mode	e			
(7 .	1 Decembed					
-		CD . filtor direct	agin when in L	MS 0 mode		
[4.0	J GAIN_DIR_LING	S2: CRL filter direct	gain when in Li	NIS_2 mode.		
NEW_CRL_5			CR	L integral ga	in in LM	S_2 mode
7	6 5	5 4	3	2	1	0
R	ESERVED			GAIN_INT_LMS2		
Address:	0x61					
Туре:	R/W					
Reset:	0x00					
Description:	CRL integral g	gain in LM <mark>S</mark> _2 mo	de			
		i v				
-	i Reserved	S2: CRL filter integr	al acin when in	IMC 0 mode		
[4.0		SZ. CHE inter integr	ai gain when in	LIVIS_2 IIIOUE.		
NEW_CRL_6	(CRL sec	ond mo	de control
7	6 4	5 4	3	2	1	0
	()		EN	TIONFLAG_F		AG
	ERVED		DPGAIN_EN	ONFL		KEDFLAG
	RESE		НІСНГООІ	RECTI		CRLLOCH
			HIGH	CORRECT		CRI
Address:	0x62		I			
Туре:	R/W					
Reset:	0x00					
Description:	CRL second n	node control				
[7:4] Reserved					
[3] HIGHLOOPGA	IN_EN: When 0, us	e of 297 like gai	ns.		

57

[2:1] CORRECTIONFLAG_F

- 0X: default mode.
- 11: PHASECORRECTIONFLAG is forced to 1.
- 10: PHASECORRECTIONFLAG is forced to 0.
- [0] **CRLLOCKEDFLAG**: copy of the internal value of CRLLOCKEDFLAG.

FREQ_0

Frequency estimator 0

7	6	5	4	3	2	1	0
PHASEOFF_T	H[1:0]			MAXDI	ST_TH		
Address:	0x64						
Туре:	R/W						
Reset:	0x00						
Description:	Frequen	cy estimator	0		,		
[7:	6] PHASEO	FF_TH[1:0]: F	Phase differen	ce maximum v	alue (LSBs).		
[5:	0] MAXDIS	T_TH : Maximu	ım inter-corne	r points distand	e.		
FREQ_1			.0		Fre	equency e	stimator 1
FREQ_1	6	5	4	3	2 ²	equency e	stimator 1 °
	6	5	4 PHASEOF				
7	6 0x65	5	4 PHASEOF				
7 Address:		5	4 PHASEOF				
7 Address: Type:	0x65	5	4 PHASEOF				
FREQ_1 7 Address: Type: Reset: Description:	0x65 R/W 0x00	5 cy estimator					

FREQ_2		Frequency estimator blind-mode integration length						
7	6	5	4	3	2	1	0	
RESERVED			MEANLENGTHDOPPLER_BLIND					
Address:	0x66							
Туре:	R/W							
Reset:	0x00							
Description:	Frequer	ncy estimator	blind-mode ir	ntegration len	igth			

- [7:6] Reserved
- [5:0] **MEANLENGTHDOPPLER_BLIND**: Integration length of the frequency estimator in blind mode.

76/410



FREQ_3			Frequ	ency estim	nator LMS_1	I-mode i	ntegration length
7	6	5	4	3	2	1	0
RESERVED	0	5		MEANLENGTHD		•	0
Address:	0x67						
Туре:	R/W						
Reset:	0x00						
Description:		ncv estimato	r LMS_1-mod	e integration l	lenath		
Decemption	rioquo	loy colimato		o integration i	ongui		
[7:6]	Reserve	əd					
[5:0]		ENGTHDOPP	PLER_LMS1: int	egration length	of the frequenc	y estimator	in LMS_1
	mode.						
FREQ_4			Frequ	ency estim	nator LMS_2	2-mode	ntegration
							length
7	6	5	4	3	2	1	0
RESERVED			- 0	MEANLENGTHD	OPPLER_LMS2		
Address:	0x68						
Туре:	R/W						
Reset:	0x00	6					
Description:	Freque	ncy estimato	r LMS_2-mod	e integration l	length		
	Reserve						
[5:0]	MEANL mode.	ENGTHDOPP	LER_LMS2: int	egration length	n of the frequenc	y estimator	in LMS_2
_	(_	
FREQ_5			Frequen	cy estimat	tor corner-p	oint low	
							(LSBs)
7	6	5	4	3	2	1	0
			CORNETPTS_I	_OWV_TH[7:0]			
Address:	0x69						
Туре:	R/W						
Reset:	0xF4						
Description:	Freque	ncy estimato	r corner-point	low threshold	l (LSBs)		

[7:0] **CORNETPTS_LOW_TH[7:0]:** low threshold value (LSBs).



Information classified Confidential - Do not copy (See last page for obligations)

FREQ_6			Frequ	uency esti	mator cor	mer-point	thresholds
7	6	5	4	3	2	1	0
CORNETPTS_HIG	H_TH[1:0]		STD_EST_0	CRL_SHIFT		CORNETPTS	S_LOW_TH[9:8]
Address:	0x6A						
Туре:	R/W						
Reset:	0x80						
Description:	Freque	ncy estimato	r corner-point	thresholds			
[7:6	6] CORNE	TPTS_HIGH_	TH [1:0]: high th	reshold value	(LSBs).		
[5:2	2] STD_ES the integ <i>FREQ</i> _		T: provides gai CRL filter outp	n applied to the out. Gain is: 2 ^{(S}	e CRL unlock	ed detector wh ^{SHIFT + 4)} . So	en the input is ee also
[1:0)] CORNE	TPTS_LOW_	TH[9:8]: low thre	eshold value (N	MSBs).		
FREQ_7			Frequence	cy estimate	or corner	point high	threshold (MSBs)
7	6	5	4	3	2	1	0
			CORNETPTS_	4IGH_TH[9:2]			
Address:	0x6B		\mathbf{O}				
Туре:	R/W						
Reset:	0x45						
Description:	Freque	ncy estimato	r corner-point	high thresho	ld (MSBs)		
[7:0			. TH [9:2]: high th				
[7.0			_ m [9.2]. mgn m		(10003).		
FREQ_8	(Frequen	cy estimat	ion (LSBs)
7	6	5	4	3	2	1	0
			FREQESTCU	RRENT[7:0]			
Address:	0x6C						
Address: Type:	0x6C R						

[7:0] **FREQESTCURRENT**[7:0]: Current estimation produced by the frequency estimator is given by: Frequency = $(FREQESTCURRENT[23:0]/2^{24}) \times SYMB_RATE.$



FREQ_9

Frequency	estimation	(mid	byte)
-----------	------------	------	-------

7	6	5	4	3	2	1	0		
FREQESTCURRENT[15:8]									
Address:	0x6D								
Туре:	R								
Reset:	0x00								
Description:	Frequen	icy estimatio	n (mid byte)						

[7:0] FREQESTCURRENT[15:8]: Current estimation realized by the frequency estimator.

FREQ_10					Frequency	y estimatio	on (MSBs)	
7	6	5	4	3	2	1	0	
			FREQESTCUR	RENT[23:16]				
Address:	0x6E							
Туре:	R							
Reset:	0x00		0					
Description:	Frequence	cy estimation	(MSBs)					
[7:	0] FREQES		3:16]: Current	estimation rea	lized by the fre	equency estim	ator.	
FREQ_11					Unlocke	d integrat	ion length	
7	6	5	4	3	2	1	0	
	NSTDEST_FI	REQEST		NSTDEST_INTPATH				
Address:	0x6F							
Туре:	R/W	J						
Reset:	0x00							

- [7:4] **NSTDEST_FREQEST**: 2^{NSTDEST_FREQEST} is the integration length used in the CRL unlocked detector when its input is the frequency estimator.
- [3:0] **NSTDEST_INTPATH**: 2^{NSTDEST_INTPATHT} is the integration length used in the CRL unlocked detector when its input is the integral path of the CRL filter output.

FREQ_12				Unlocked low threshold (LSB				
7	6	5	4	3	2	1	0	
			STDEST_	TH1[7:0]				
Address:	0x70							
Туре:	R/W							
57			Doc ID 8265	038 Rev 2			79/410	

Unlocked integration length

Description:

Front-end registers

Reset: 0x00

Description: Unlocked low threshold (LSBs)

[7:0] STDEST_TH1[7:0]: low threshold for the CRL unlocked detector.

STDEST_TH1[15:8] Address: 0x71 Type: R/W Reset: 0x00 Description: Unlocked low threshold (mid byte) [7:0] STDEST_TH1[15:8]: low threshold for the ORL unlocked detector. FREQ_14 Unlocked low threshold (MSBs) 7 6 5 4 3 2 1 0 Address: 0x72 Ox00 Ox00 Ox00 Ox00 Ox00 Ox00 Description: Unlocked low threshold (MSBs) CRL control [7:0] STDEST_TH1[23:16]: Low threshold for the CRL unlocked detector. FREQ_15 CRL control 7 6 5 4 3 2 1 0 10/10/20 STDEST_TH1[23:16]: Low threshold for the CRL unlocked detector. CRL control 7 6 5 4 3 2 1 0 11/10/20 11/20:16]: Low threshold for the CRL unlocked detector. CRL control 11/20:16] 11/20:16] 11/20:16] 11/10/20 11/20:16] 11/20:16] 11/20:16] 11/20:16] 11/20:16] <th< th=""><th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></th<>	7	6	5	4	3	2	1	0
Type: R/W Reset: 0x00 Description: Unlocked low threshold (mid byte) [7:0] STDEST_TH1[15:8]: low threshold for the CRL unlocked detector. FREQ_14 Unlocked low threshold (MSBs) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 Address: 0x72 Type: R/W CRL control Reset: 0x00 CRL control CRL control 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 9 9 9 9 9 9 9	·	-	-				·	-
Areaset: 0x00 Description: Unlocked low threshold (mid byte) [7:0] STDEST_TH1[15:8]: low threshold for the CRL unlocked detector. FREQ_14 Unlocked low threshold (MSBs) 7 6 5 4 3 2 1 0 Address: 0x72 STDEST_TH1[23:16] Unlocked low threshold (MSBs) Pype: R/W R/W CRL control 7 6 5 4 3 2 1 0 Pype: R/W	Address:	0x71						
Description: Unlocked low threshold (mid byte) [7:0] STDEST_TH1[15:8]: low threshold for the CRL unlocked detector. FREQ_14 Unlocked low threshold (MSBs) 7 6 5 4 3 2 1 0 Address: 0x72 Type: R/W Reset: 0x00 CRL control FREQ_15 STDEST_TH1[23:16]: Low threshold for the CRL unlocked detector. CRL control 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	Гуре:	R/W						
(7:0) STDEST_TH1[15:8]: low threshold for the CRL unlocked detector. Unlocked low threshold (MSBs) 7 6 5 4 3 2 1 0 Address: 0x72 STDEST_TH1[23:16] Unlocked low threshold (MSBs) Pype: R/W Reset: 0x00 CRL control Description: Unlocked low threshold (MSBs) CRL control 7 6 5 4 3 2 1 0 (7:0) STDEST_TH1[23:16]: Low threshold for the CRL unlocked detector. FREQ_15 CRL control 7 6 5 4 3 2 1 0 1 <	Reset:	0x00						
Image: Structure of the structu	Description:	Unlocked	low thresho	ld (mid byte)	. (2		
7 6 5 4 3 2 1 0 STDEST TH1[23:16] Address: 0x72 Type: R/W Reset: 0x00 Description: Unlocked low threshold (MSBs) [7:0] STDEST_TH1[23:16]: Low threshold for the CRL unlocked detector. FREQ_15 CRL control 7 6 5 4 3 2 1 0 1 N3 1 N3 1 0 </td <td>[7:</td> <td>0] STDEST_1</td> <td>FH1[15:8]: lov</td> <td>v threshold for</td> <td>the CRL</td> <td>unlocked detector</td> <td></td> <td></td>	[7:	0] STDEST_1	FH1 [15:8]: lov	v threshold for	the CRL	unlocked detector		
STDEST_TH1[23:16] Address: 0x72 Type: R/W Reset: 0x00 Description: Unlocked low threshold (MSBs) [7:0] STDEST_TH1[23:16]: Low threshold for the CRL unlocked detector. FREQ_15 CRL control 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 9 13 13 13 13 14	FREQ_14					Unlocked lo	ow thresh	old (MSBs
Address: 0x72 Type: R/W Reset: 0x00 Description: Unlocked low threshold (MSBs) [7:0] STDEST_TH1[23:16]: Low threshold for the CRL unlocked detector. FREQ_15 CRL control 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 9 13 13 13 14 <	7	6	5	4	3	2	1	0
Type: R/W Reset: 0x00 Description: Unlocked low threshold (MSBs) [7:0] STDEST_TH1[23:16]: Low threshold for the CRL unlocked detector. 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 1 Na J Na J Na J Address: 0 Address: 0x73 Rupe: R/W Rupe: Rupe: Rupe: Rupe: Rupe: Rupe: Rupe:				STDEST_T	H1[23:16]			
Reset: 0x00 Description: Unlocked low threshold (MSBs) [7:0] STDEST_TH1[23:16]: Low threshold for the CRL unlocked detector. FREQ_15 CRL control 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Address:	0x72		\mathbf{O}				
Description: Unlocked low threshold (MSBs) [7:0] STDEST_THI[23:16]: Low threshold for the CRL unlocked detector. FREQ_15 CRL control 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 1 Na Na Na Address: 0x73 Lissado (0,0) Lissado (0,0) <thlissado (0,0)<="" th=""> Lissado (0,0)</thlissado>	Гуре:	R/W	i i					
IT IN ISSUEST_THI[23:16]: Low threshold for the CRL unlocked detector. FREQ_15 CRL control 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 4 NI NI NI NI 1 0 4 NI NI NI 1 0 H NI NI NI 1 0 H NI NI NI 1 1 0 H NI NI NI 1 1 1 0 H NI NI NI NI 1 <t< td=""><td>Reset:</td><td>0x00</td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	Reset:	0x00						
FREQ_15 CRL control 7 6 5 4 3 2 1 0 1 NI	Description:	Unlocked	low thresho	ld (MSBs)				
FREQ_15 CRL control 7 6 5 4 3 2 1 0 1 1 1 1 1 0 1 0 1 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 0 1 <t< td=""><td>[7:</td><td></td><td>FH1[23:16]· I</td><td>ow threshold</td><td>for the CR</td><td>L unlocked detect</td><td>or</td><td></td></t<>	[7:		FH1 [23:16]· I	ow threshold	for the CR	L unlocked detect	or	
7 6 5 4 3 2 1 0 Image: Second Secon								
Address: 0x73 Fige: R/W	FREQ_15)				C	RL contro
Address: 0x73 Type: R/W	7	6				2	1	0
Address: 0x73 Type: R/W				EN				
Address: 0x73 Type: R/W	щ		BLIN			,ED	FSET	CRL
Address: 0x73 Type: R/W	"UL		CORR	CORH	CORH	SERV	D_OF	SET_0
Address: 0x73 Type: R/W	G		ESTC	DESTO	EST (Here and the second sec	FREG	RE
Type: R/W			FREQ	FREG	FREG			
Type: R/W	Address:	0x73				1		
Description: CRL control	Description:	CRL cont	rol					

80/410



Unlocked high threshold (LSBs)

[7:6] CRL_UL_F

0x: state machine take decision

- 10: forces the unlocked detector input with the frequency estimator
- 11: forces the unlocked detector input with the CRL filter integral path
- Suggested value: 10
- [5] **FREQESTCORR_BLIND_EN**: when 1, the frequency estimation is used to initialize the NCO in blind mode.
- [4] **FREQESTCORR_LMS1_EN**: when 1, the frequency estimation is used to initialize the NCO in LMS_1 mode.
- [3] **FREQESTCORR_LMS2_EN**: when 1, the frequency estimation is used to initialize the NCO in LMS_2 mode.
- [2] Reserved
- FREQ_OFFSET: FREQ_8, FREQ_9, FREQ_10 indication.
 0: registers show current estimation
 1: registers show frequency offset
- [0] RESET_CRL: when 1, the frequency estimator is reset until a 0 is written.

FREQ_16

						J	()
7	6	5	4	3	2	1	0
			STDEST_TH2[7]	0]			
Address:	0x74		X				
Туре:	R/W						
Reset:	0x00	•					
Description:	Unlocked	d high thresh	old (LSBs)				
	[7:0] STDEST _	_ TH2 [7:0]: hig	h threshold for the	CRL unlocke	ed detector.		

FREQ_17	Unlocked high threshold (mid byte)								
7	6	5 4	3	2	1	0			
		STDEST_	TH2[15:8]						
Address:	0x75								
Туре:	R/W								
Reset:	0x00								
Description:	Unlocked hig	h threshold (mid byte	e)						

[7:0] STDEST_TH2[15:8]: high threshold for the CRL unlocked detector.



FREQ_18					Un	locked hig	gh thresho	ld (MSBs
7		6	5	4	3	2	1	0
				STDEST_TI	12[23:16]			
Address:		0x76						
Гуре:		R/W						
Reset:		0x00						
Description:		Unlocke	d high thres	hold (MSBs)				
	[7:0]	STDEST	_ TH2 [23:16]:	high threshold	for the CRL un	locked detecto	or.	
FREQ_19						FFE	input in b	lind mod
7		6	5	4	3	2	1	0
RESERVED			FFE_IN_UNLOCKED			FFE_IN_LOCKED		EQ_UP_CRL_UL
Address:		0x77						
Гуре:		R/W						
Reset:		0x00	6					
Description:		FFE inp	ut in blind m	ode				
		Reserve						
	[6:4]	in blind n		specifies the in	put place of th	e FFE (from 1	to 7) when CF	?L is unlocke
	[3:1]		LOCKED: sp	ecifies the input	place of the F	FE (from 1 to	7) when CRL	is locked in
	[0]	EQ_UP_ is unlock		en 1, the equali	zer coefficients	update proce	ss is stopped v	when the CR
REQ_20				CRL ເ	inlocked d	etector cu	urrent outp	out (LSBs
7		6	5	4	3	2	1	0
				STDEST_CUP	RRENT[7:0]			
Address:		0x78						
Гуре:		R						
Reset:		0x00						
Description:		CRL unl	ocked detec	tor current ou	tput (LSBs)			
	[7.0]	STOFST		7:0]: current out	nut of the CRI	unlocked det	ector	
	[]	2.0201						

82/410	Doc ID 8265038 Rev 2	57


FREQ_21		CRL unlocked detector current output (mid byte)								
7	6	5	4	3	2	1	0			
			STDEST_CUP	RENT[15:8]						
Address:	0x79									
Туре:	R									
Reset:	0x00									
Description:	CRL unl	CRL unlocked detector current output (mid byte)								

[7:0] STDEST_CURRENT[15:8]: current output of the CRL unlocked detector.

FREQ_22			CRL u	Inlocked det	ector cu	rrent outp	out (MSBs)
7	6	5	4	3	2	1	0
			STDEST_CUR	RENT[23:16]			
Address:	0x7A			×			
Туре:	R						
Reset:	0x00		0				
Description:	CRL unl	ocked detec	tor current ou	itput (MSBs)			

[7:0] **STDEST_CURRENT**[23:16]: current output of the CRL unlocked detector.

FREQ_23						nput in LM	S_1 mode	
7	6	5	4	3	2	1	0	
I	FFE_IN_UNLOCKE	D		FFE_IN_LOCKED		RESE	RVED	
Address:	0x7B							
Туре:	R/W							
Reset:	0x00							
Description	: FFE inp	out in LMS_1	mode					
		_UNLOCKED: 1 mode.	specifies the	e input place of th	e FFE (from 1	to 7) when CF	RL is unlocked	
	[4:2] FFE_IN LMS_1	•	cifies the in	put place of the F	FE (from 1 to	7) when CRL	s locked in	
	[1:0] Reserve	ed						
FREQ_24					FFE ir	nput in LM	S_2 mod	
7	6	5	4	3	2	1	0	
	FEE IN LINLOCKE	D		EEE IN LOCKED		BESERVED		



57

Туре:	R/W
Reset:	0x00
Description	EEE input in LMS 2 mo

Description: FFE input in LMS_2 mode

[7:5] **FFE_IN_UNLOCKED**: specifies the input place of the FFE (from 1 to 7) when CRL is unlocked in LMS_2 mode.

- [4:2] **FFE_IN_LOCKED**: specifies the input place of the FFE (from 1 to 7) when CRL is locked in LMS_2 mode.
- [1:0] Reserved

6.2.2 FEC A/C registers

DEINT_SY	NC_0				De-inter	leaver syr	nc detector
7	6	5	4	3	2	1	0
DI_UNLOCK	DI_FREEZE	MISM	АТСН	ACQ_MC	DDE	TRK	MODE
Address:	0x80			\sim			
Туре:	R/W						
Reset:	0x01		. 7				
Description:	De-inte	erleaver sync o	letector				
	[7] DI_UNL	OCK: when 1,	forces the de-	interleaver sync o	detector to u	nlock. Norma	value is 0.
	[6] DI_FRE 0.	EZE: when 1, f	reezes the de-	-interleaver sync	detector in lo	ocked mode. N	lormal value is
				bit mismatches i regarded as misr		e allowed dur	ng track state
	sync de	tector declares	an acquisition	states required to and enters track t sync bytes out o	ing when it	has detected a	at least
				ates (number of correct sync bytes			ync bytes)
DEINT_SY	NC_1				De-inter	leaver syr	nc detector
7	6	5	4	3	2	1	0
RESE	RVED	SYNLOST		SMCNTR		SYNC	CSTATE

7	6	5	4	3	2	1	0
RESERVED		SYNLOST		SMCNTR		SYNC	CSTATE
Address:	0x81						
Туре:	R						
Reset:	0x00						
Description:	De-inte	rleaver sync o	letector				
[7:6]	Reserve	ed					

- [5] **SYNLOST**: goes to 1 when the de-interleaver looses sync (even if it is forced to stay in locked state by bit DI_FREEZE in *DEINT_SYNC_0*). (Cleared in case of relocking).
- [4:2] **SMCNTR**: increases each time the detected sync byte matches, decreases each time it mismatches. Saturates at 0 and ACQ_MODE + 2. For test only.
- [1:0] **SYNCSTATE**: current state of the sync state machine. For test only.

BERT_0

Integrated BER tester

							negrated b	
7		6	5	4	3	2	1	0
BERT_ON		RESERV	ΈD	ERR_SOURCE	ERR_MODE		NBYTE	
Address:		0x84						
Туре:		R/W						
Reset:		0x00						
Description	:	Integrated	d BER teste	er	~			
	[7]	(see below), BERT_ON	l is automatica	lly reset to 0 w	hen the numb	prrection). If ERI er of data bytes not automatica	programmed
	[6:5]	Reserved		. (7)				
	[4]	ERR_SOL 0: count bi		. 7	1: count by	te errors		
	[3]	(see belov 1: it does r	nal error cou /) has elapse	ed matically, NBY			of bytes defined I must be explici	-
BERT_1	[2:0]	NBYTE: th ¹²⁾ . The co	e number of ount period c	data bytes dur an range from 4	ing which bit/l 4096 to 2 ²⁶ by	rtes. (Used on	to be detected: ly if ERR_MODI	Ξ = 0).
_		<u>_</u>	_	4	0	•		
7		6	5	4 ERRCOU	3 NT[7:0]	2	1	0
		0.05						
Address:		0x85						
Туре:		R/W						
Reset:		0x00						

Description: Integrated BER tester (LSBs)

[7:0] **ERRCOUNT**[7:0]: internal byte/bit error counter, low byte. Note that this result is the raw bit/byte error count and includes any error falling within the R/S redundancy bytes.



BERT_2					In	tegrated I	BER tester
7	6	5	4	3	2	1	0
			ERRCOU	NT[15:8]			
Address:	0x86						
Туре:	R/W						
Reset:	0x00						
Description:	Integrat	ed BER teste	r				

[7:0] ERRCOUNT[15:8]: internal byte/bit error counter, high byte. Note that this result is the raw bit/byte error count and includes any error falling within the R/S redundancy bytes.

DEINT_0						De-i	nterleaver
7	6	5	4	• 3	2	1	0
RESERVED	DAVIC	RESERVED		X	М		
Address:	0x88						
Туре:	R/W						
Reset:	0x91						
Description:	De-int	erleaver	. 0				
	[7] Reser	ved: Must be set	to zero.				
	[6] DAVIC	: selects DAVIC	mapping. Res	set value: 0			
	[5] Reser	ved					
		rleaving depth p s de-interleaver.	arameter. Det	fault: 0x11. Write	to 1 and set I	DEPTH (<i>DEIN</i>	1 7_1) to 0 to
DEINT_1	(\bigcirc				De-i	nterleaver
7	6	5	4	3	2	1	0
			DE	PTH			
Address:	0x89						
Туре:	R/W						
Reset:	0x0B						
Description:	De-int	erleaver					
	[7·0] DEPT	- de-interleaver	denth - 1 De	fault: 0x0B_Write	to 0 and set		to 0 to bypass

[7:0] **DEPTH**: de-interleaver depth - 1. Default: 0x0B. Write to 0 and set M (*DEINT_0*) to 0 to bypass de-interleaver.

86/410



OUTFORMAT_0 Output formatter 2 7 3 1 0 6 5 4 TSMF_EN REFRESH47 BE BYPASS CKOUTPAR CT NBST S NP TEI ENA DS_ENA Address: 0x8C Type: R/W **Reset:** 0x53 **Description:** Output formatter [7] TSMF EN 0: TSMF bypassed 1: MPEG/TS send to TSMF [6] REFRESH47: if 1, inverted MPEG sync bytes are re-inverted from 0xB8 back to 0x47. Reset value is 1. Do not set to 0. [5] BE_BYPASS: when 1, all back-end stages, that is, those following symbol-to-byte (deinterleaving, R/S, descrambler) are bypassed. Reset value is 0. [4] CKOUTPAR: selects polarity of M_CKOUT when common interface format is disabled. Reset value is 1. [3] CT_NBST: when high, all MPEG/TS bits are output, else R/S parity is discarded. In TSMF mode, this bit must be setup high, the TSMF function discarding the R/S parity bytes. Reset value is 0. [2] S_NP: selects serial (if 1) or parallel (if 0) interface. Reset value: 0. [1] TEI_ENA: when high, enables setting of MPEG-2 TEI bit in case of uncorrectable packet error. Reset value is 1. [0] DS_ENA: when high, descrambling is enabled. Reset/normal value is 1. **OUTFORMAT 1** Output formatter

7	6	5	4	3	2	1	0
SYNC_STRIP	CI_EN	CICLK_POL	TS_SWAP		RESE	RVED	
Address:	0x90						
Туре:	R/W						
Reset:	0x00						
Description:	Output	t formatter					

- [7] **SYNC_STRIP**: when 1, the sync word at the head of MPEG/TS packets is stripped off (the corresponding M_VAL pulse is suppressed).
- [6] CI_EN: DVB CA common interface enable. When 1, the MPEG/TS output interface conforms to the DVB common interface specification. When 0, it is ST's parallel or serial format as indicated by OUTFORMAT_0.
- [5] **CICLK_POL**: selects the polarity of the common interface clock supplied on M_CKOUT pin. Common interface control signals toggle on M_CKOUT rising edge if 0, on falling edge if 1.
- [4] TS_SWAP: swap MSBs and LSBs from TS data.
- [3:0] Reserved



Doc ID 8265038 Rev 2

87/410

Confidential

	_2					Output	t formatt
7	6	5	4 CI_DIVR	3 ANGE	2	1	0
	0.01		01_01				
Address:	0x91						
Type:	R/W						
Reset:	0x44						
Description:	Output fo	ormaller					
[7:0]	OUTFOR N = N1 + N1 repres number of (OUTFOF Resulting	MAT_1 and t N2 with N1 = tents the num f base clock of $RMAT_1$, opp	es the division rathe common int CI_DIVRANGI aber of base clo cycles during wi posite result if the requency = bas	erface clock M E[7:4] and N2 ick cycles durin hich M_CKOU his bit is 1).	I_CKOUT: = CI_DIVRAN(ng which M_CI T is low. (Polar	GE[3:0]. KOUT is high, ity given for CI	CLK_POL =
RS_DESC_0				MF	PEG-TS pa	cket coun	ter (LSB
7	6	5	4	3	2	1	0
			BK_CT	[7:0]			
Address:	0x94						
	0x94 R	Ś					
Гуре:		Ś					
Address: Type: Reset: Description:	R 0x00	S packet co	ounter (LSBs)				
Type: Reset: Description:	R 0x00 MPEG-T BK_CT[7	:0]: low byte c	ounter (LSBs) of the block cours were enabled				kets elapsed
Type: Reset: Description:	R 0x00 MPEG-T BK_CT[7	:0]: low byte c	of the block cou	d. Refer to CT_		DESC_8).	
Type: Reset: Description: [7:0]	R 0x00 MPEG-T BK_CT[7	:0]: low byte c	of the block cou	d. Refer to CT_	_CLEAR (<i>RS</i> _	DESC_8).	
Type: Reset: Description: [7:0] RS_DESC_1	R 0x00 MPEG-T BK_CT[7 since the	.0]: low byte o block counter	of the block cou rs were enabled	d. Refer to CT_ MP 3	_CLEAR (<i>RS</i> _, EG-TS pac	<i>DESC_8</i>). cket count	er (MSB
Type: Reset: Description: [7:0] RS_DESC_1	R 0x00 MPEG-T BK_CT[7 since the	.0]: low byte o block counter	of the block cou rs were enabled 4	d. Refer to CT_ MP 3	_CLEAR (<i>RS</i> _, EG-TS pac	<i>DESC_8</i>). cket count	er (MSB
Type: Reset: Description: [7:0] RS_DESC_1 7 Address:	R 0x00 MPEG-T BK_CT[7 since the	.0]: low byte o block counter	of the block cou rs were enabled 4	d. Refer to CT_ MP 3	_CLEAR (<i>RS</i> _, EG-TS pac	<i>DESC_8</i>). cket count	er (MSB
Type: Reset: Description: [7:0] RS_DESC_1	R 0x00 MPEG-T BK_CT[7 since the 6	.0]: low byte o block counter	of the block cou rs were enabled 4	d. Refer to CT_ MP 3	_CLEAR (<i>RS</i> _, EG-TS pac	<i>DESC_8</i>). cket count	er (MSB



RS_DESC_	_2			MF	PEG-TS co	rrected pa	cket coun	
7		6	5	4 CORR_0	3	2	1	0
		0,000		00111_				
Address:		0x96						
Type:		R						
Reset:		0x00						
Description:		MPEG-18	5 corrected	packet coun	ter (LSBs)			
			at were R/S		cted block cour e the block cou			
RS_DESC_	_3			MP	EG-TS cor	rected pa	cket coun	ter (MSB
7		6	5	4	3	2	1	0
				CORR_C	CT[15:8]			
Address:		0x97						
Type:		R						
		R 0x00						
Reset:		0x00	6 corrected	packet coun	ter (MSBs)			
Reset: Description:		0x00 MPEG-TS	ć					
Reset: Description:	[7:0]	0x00 MPEG-TS CORR_CT	[15:8]: high at were <mark>R/S</mark>	byte of the cor	ter (MSBs) rrected block co e the block cou			
Reset: Description:	[7:0]	0x00 MPEG-TS CORR_CT packets tha	[15:8]: high at were <mark>R/S</mark>	byte of the cor corrected since	rected block co	nters were ena	abled. Refer to	OCT_CLEAF
Reset: Description:	[7:0]	0x00 MPEG-TS CORR_CT packets tha	[15:8]: high at were <mark>R/S</mark>	byte of the cor corrected since MPEG- 4	rected block co e the block cou TS uncorr e	nters were ena	abled. Refer to	OCT_CLEAF
Reset: Description: RS_DESC_	[7:0]	0x00 MPEG-TS CORR_CT packets tha (<i>RS_DESC</i>	[15:8]: high at were R/S C_8).	byte of the cor corrected since MPEG-	rected block co e the block cou TS uncorr e	nters were en ectable pa	abled. Refer to	o CT_CLEAF
Reset: Description: RS_DESC_ 7	[7:0] _ 4	0x00 MPEG-TS CORR_CT packets tha (<i>RS_DESC</i>	[15:8]: high at were R/S C_8).	byte of the cor corrected since MPEG- 4	rected block co e the block cou TS uncorr e	nters were en ectable pa	abled. Refer to	o CT_CLEAF
Reset: Description: RS_DESC_ 7 Address:	[7:0] _ 4	0x00 MPEG-TS CORR_CT packets tha (<i>RS_DESC</i>	[15:8]: high at were R/S C_8).	byte of the cor corrected since MPEG- 4	rected block co e the block cou TS uncorr e	nters were en ectable pa	abled. Refer to	o CT_CLEAF
Reset: Description: RS_DESC_ 7 Address: Type:	[7:0] _ 4	0x00 MPEG-TS corr_ct packets tha (<i>RS_DESC</i> 6 0x98	[15:8]: high at were R/S C_8).	byte of the cor corrected since MPEG- 4	rected block co e the block cou TS uncorr e	nters were en ectable pa	abled. Refer to	o CT_CLEAF
RS_DESC_	[7:0] _ 4	0x00 MPEG-TS CORR_CT packets tha (<i>RS_DESC</i> 6 0x98 R 0x00	[15:8]: high at were R/S C_8). 5	byte of the cor corrected since MPEG- 4 UNCORR	rected block co e the block cou TS uncorr e	nters were en ectable pa 2	abled. Refer to	o CT_CLEAF
Reset: Description: RS_DESC_ 7 Address: Type: Reset: Description:	[7:0] _ 4 [7:0]	0x00 MPEG-TS corr_ct packets tha (<i>RS_DESC</i> 6 0x98 R 0x00 MPEG-TS UNCORR_	(15:8]: high at were R/S (2_8). 5 5 6 uncorrect _CT[7:0]: low	byte of the cor corrected since MPEG- 4 UNCORR	TS uncorre	nters were ena ectable pa 2	abled. Refer to	o CT_CLEAF
Reset: Description: RS_DESC_ 7 Address: Type: Reset: Description:	[7:0] _ 4 [7:0]	0x00 MPEG-TS corr_ct packets tha (<i>RS_DESC</i> 6 0x98 R 0x00 MPEG-TS UNCORR_	(15:8]: high at were R/S (2_8). 5 5 6 uncorrect _CT[7:0]: low	byte of the cor corrected since MPEG- 4 UNCORR	TS uncorrected block cou TS uncorrected block	ectable pa 2 2 k counter. Cou e. Refer to CT	abled. Refer to cket coun 1 1 unts packets th _CLEAR (<i>RS</i> _	o CT_CLEAF
Reset: Description: RS_DESC_ 7 Address: Type: Reset: Description:	[7:0] _ 4 [7:0]	0x00 MPEG-TS corr_ct packets tha (<i>RS_DESC</i> 6 0x98 R 0x00 MPEG-TS UNCORR_	(15:8]: high at were R/S (2_8). 5 5 6 uncorrect _CT[7:0]: low	byte of the cor corrected since MPEG- 4 UNCORR	TS uncorrected block cou TS uncorrected block 3 CT[7:0]	ectable pa 2 2 k counter. Cou e. Refer to CT	abled. Refer to cket coun 1 1 unts packets th _CLEAR (<i>RS</i> _	o CT_CLEAF
Reset: Description: RS_DESC_ 7 Address: Type: Reset: Description: RS_DESC_	[7:0] _ 4 [7:0]	0x00 MPEG-TS packets tha (<i>RS_DESC</i> 6 0x98 R 0x00 MPEG-TS UNCORR_ detected a	(15:8]: high at were R/S (2_8). 5	byte of the cor corrected since MPEG- 4 UNCORR able packet of v byte of the ur by the R/S bur MPEG-	rected block cou e the block cou TS uncorre 3 CT[7:0] counter (LSBs noorrected bloc t not correctabl TS uncorre	ectable pa 2 k counter. Cou e. Refer to CT ectable pa	abled. Refer to cket coun 1 unts packets th _CLEAR (<i>RS</i> _ cket count	at were DESC_8).

Туре:	R
Reset:	0x00
Description:	MPEG-TS uncorrectable packet counter (MSBs)

[7:0] **UNCORR_CT**[15:8]: high byte of the uncorrected block counter. Counts packets that were detected as erroneous by the R/S but not correctable. Refer to CT_CLEAR (*RS_DESC_8*).

	5			Reec	l-Solomon	- Descram	bler sy	/nc de Descr	
7		6	5	4	3	2	1		0
SYNCSTATE					RESERVED				
Address:		0x9A							
Туре:		R/W			0				
Reset:		0x00							
Description:		Reed–So	olomon - Des	crambler s	/nc detector -	Descrambler			
	[7]	SYNCSTA	ATE	0					
[6	6:0]	Reserved	k						
7		6	5	4	3	2	1	Descr	
7		6	5 RESERVED	4	3	2 DIS_UNLOCK	1	MODE	0
Address:		0x9C	()						
Type: Reset: Description:		R/W 0x00 Reed-So		crambler sy	nc detector -	Descrambler			
Type: Reset: Description:	7:3]	R/W 0x00 Reed-So Reserved	ł						
Address: Type: Reset: Description: [7	7:3] [2]	R/W 0x00 Reed-So Reserved DIS_UNL	d .OCK: disables	s the capabili		erleaver sync de	tector to	switch th	e



STi7197

RS_DESC_8			Reed-	-Solomon	- Descram		detector - scrambler
7	6	5	4	3	2	1	0
		RESERVED			RS_NOCORR	CT_HOLD	CT_CLEAR
Address:	0x9D						
Туре:	R/W						
Reset:	0x00						
Description:	Reed-S	Solomon - Des	scrambler syr	nc detector -	Descrambler		
-	1: the R	CORR eed-Solomon b eed-Solomon b	•		ault) rors, but all of it	s other functio	ons operate
[•			n <i>RS_DESC_0</i> 1 updated.	through <i>RS_L</i>	DESC_5 are
[ock counters de			ough <i>RS_DES</i> (ough <i>RS_DES</i> (
6.3 Co	onfigur	ation and	control	registers	3		

CTRL_0

CTRL_0						Config	uration and	d control 0
7		6	5	4	3	2	1	0
FEC_MODE	PAG	E_MODE		RESE	RVED		IRQ_CLEAR	SOFT_RESET
Address:		0xA0 R/W)					
Туре:		R/W						
Reset:		0x00						
Description:		Configur	ation and con	ntrol 0				
	[7]	FEC_MO 0: FEC B	DE : FEC A/C o is used	or FEC B.	1: FEC A/C	; is used		
	[6]		ODE: when reg registers area	•	•	0xB0, then if gisters area		
	[5:2]	Reserved	ł					
	[1]		AR					



[0] SOFT_RESET: when 1, forces most of the chip to reset (same as grounding pin NRESET). However, blocks that can be individually reset under software control are not affected (equalizer, refer to CTRL_1 bit[0]), FEC (refer to CTRL_1 bit[4]), framing and data syncing (CTRL_1 bit[0]).

This bit is not self-clearing and can be used to put the chip in low consumption mode.

CTRL_1					Configu	iration and	d control 1
7	6	5	4	3	2	1	0
RESERVED		RESET_EQL	RESET_RS	RESET_PMFAGC	RESET_STL	RESET_CRL	RESET_DEINTERLEAVER
Address:	0xA1						
Туре:	R/W						
Reset:	0x00						
Description:	Configu	ration and co	ntrol 1				
ſ	7:6] Reserve	be	X				
L	-	_EQL: when 1,	clears the equ	alizer coefficie	ents. This bit is	not self cleari	ng. Reset
	[4] RESET	_ RS : when 1, re	esets the Reed	I–Solomon blo	ock. This bit is r	not self-clearin	g.
	[3] RESET _	_PMFAGC: if se	et to 1, resets t	he PMFAGC.			
	[2] RESET _	_STL: if set to 1	, resets the S	TL.			
	[1] RESET	CRL: if set to	1, resets the C	RL.			
		_ DEINTERLEA crambler sync					sync detector
CTRL_2					Configu	iration and	d control 2
7	6	5	4	3	2	1	0
IT_OD	LOCK_OD	AGC_OD	M_OEN	IT_STATUS	M_ERROR_STATUS	OSCIBYPASS	RESERVED
Address:	0xA2						
Туре:	R/W						
Reset:	0xE0						
Description:	Configu	iration and co	ntrol 2				
92/410			Doc ID 8265	5038 Rev 2			577

Configuration and control 3

[7] **IT_OD**:

1: IT pin behaves as an open-drain (and pull-up can be connected to voltage up to 5.5 V) 0: IT pin behaves as normal CMOS outputs Reset value is 1.

[6] LOCK_OD:

1: LOCK pin behaves as an open-drain (and pull-up can be connected to voltage up to 5.5 V) 0: LOCK pin behaves as normal CMOS outputs Reset value is 1.

[5] **AGC OD**:

1: AGC1, AGC2 pins behave as open-drain (and pull-up can be connected to voltage up to 5.5 V)

0: AGC1, AGC2 pins behave as normal CMOS outputs Reset value is 1.

[4] M OEN:

1: all MPEG outputs are disabled (pins are in high impedance mode)

- [3] **IT_STATUS**: mapping of IT pin. 0: mapped to interrupt 1: mapped to LSB of TSMF RECEIVE_STATUS
- [2] **M_ERROR_STATUS**: mapping of M_ERR pin. 1: mapped to MSB of TSMF RECEIVE_STATUS 0: mapped to TS error bit
- [1] OSCIBYPASS: when 1, the pad oscillator is disabled and an external clock can be used on XTAL1.
- [1:0] Reserved

CTRL 3

7 6 5 3 2 1 0 4 LOCKPOL DI_SY_MASK DI_SY_EV DI_SY_DIR RESERVED SYNC_MSK SYNC_EV SYNC_DIR Address: 0xA3 R/W Type: **Reset:** 0x00 Description: Configuration and control 3

- [7] LOCKPOL: selects the polarity of the lock indicator signal LOCK that may be output on the LOCK pin.
 - 0: active high 1: active low
- [6] DI_SY_MASK: when 0, masks interrupts from de-interleaver sync detector.
- [5] DI_SY_EV: goes to 1 when de-interleaver detects a sync acquisition/loss event.
- [4] **DI SY DIR**: specifies what the event was (0: loss of sync, 1: got sync). R bit.
- [3] Reserved
- [2] SYNC_MSK: when 0, masks interrupts from descrambler sync detector.
- [1] SYNC_EV: goes to 1 when descrambler detects a sync acquisition/loss event.
- [0] SYNC_DIR: specifies what the event was (0: loss of sync, 1: got sync). R bit.

Doc ID 8265038 Rev 2

57

CTRL_4					Configu	ration ar	nd control 4
7	6	5	4	3	2	1	0
I2CT_EN	LOCKSCE	DI_SY_EV		PRGC	LKDIV		AUXCLKSEL
Address:	0xA6						
Туре:	R/W						
Reset:	0x00						
Description:	Configu	ration and co	ntrol 4				
	[6:5] LOCKS 00: lock signal is locked. (01: lock converg 10: lock converg available 11: lock	sage that sets t CE : selects the indicator LOCK the ultimate loc (This is also ava indicator LOCK ed. (This inform indicator LOCK ing (equalizer le by software th indicator LOCK de available by	source of har S = bit SYNCS the flag and ind ailable by softw ailable by softw ailable by softw ailable by softw software the comparison S = bit EQU_L eaves the blind rough CTRL S = bit WAGC_	dware lock indi TATE for FEC licates if the full ware as <u>RS_DI</u> MS2. This sign nade available MS1. This sign d mode at that 8, bit[1]). _ACQ indicating	icator signal LC A/MPEG_LOC chip (including ESC_6, bit[7] fo al indicates if t by software th al indicates if t point). (This in g if analog AGO	DCK. K_FECB for g FEC and da or FEC A). he demodula formation is a	FEC B. This ata framing) has ator has firmly _8, bit[2]). ator is also made

[4:1] **PRGCLKDIV**: defines the division ratio used to obtain the programmable clock PRGCLK that may be output on AUXCLK pin and which is also used by some I²C repeater internal logic.

[0] AUXCLKSEL:

0 and TSMF_EN = 1 (*OUTFORMAT_0*): AUXCLK pin displays the emergency signal from TSMF. When TSMF is disabled, AUXCLK pin is tied to 0.

1: AUXCLK pin carries programmable clock PRGCLK derived from 50 MHz by integer division.

CTRL_5			Configuration and contro					
7	6 5	4	3	2	1	0		
	RESERVED		SPEC_INV	GMAP_SEL	DFS	RESERVED		
Address:	0xA8							
Туре:	R/W							
Reset:	0x00							
Description:	Configuration and c	ontrol 5						
[7:	4] Reserved							

- [3] **SPEC_INV**: allows the demodulator to cope with any spectrum inversion possibly introduced in the transmission chain.
- [2] GMAP_SEL:1: bit mapper module works in test modeFor test only. Set to 0 for normal operation.

0: it works in normal mode

94/410

Doc ID 8265038 Rev 2



Confidential

- DFS: input data format selection.
 1: IF data from ADC is interpreted as 2's complement
 0: IF data from ADC is interpreted as offset binary
 For test only. Normal value for STi7197 ADC: 0.
- [0] Reserved

CTRL_6

Configuration and control 6

						Connig		
7		6	5	4	3	2	1	0
RESI	ERVED		SIGMA_INV_1	SIGMA_INV_2		RESI	ERVED	
Address:		0xA9						
Гуре:		R/W						
Reset:		0x00						
Description	:	Configu	iration and co	ontrol 6	~			
	[7:6]	Reserve	ed		\sim			
	[5]	SIGMA_	_ INV_1 : if 1, inv	verts the polarit	y of signal AG	GC1.		
	[4]	SIGMA_	_ INV_2 : if 0, inv	verts the polarit	y of signal AG	GC2.		
	[3:0]	Reserve	ed: write to 0x0					
CTRL_7						Configu	uration and	d control
7		6	5	4	3	2	1	0
AUTO_QAMMODE_SEL		(ALTOCONSTEL TIME			AUTOSTOP_CONSTEL	AUTOCONSTEL_ON	RESERVED
Address:		0xAA						
Гуре:		R/W						
Reset:		0x00						
Description	:	Configu	ration and co	ontrol 7				
	[7]	0: QAM 1: a stat	e machine con	EL: constellation) is trolled by the b QAM and finally	its below tries			

[2] **AUTOSTOP_CONSTEL**: If 1, the state machine stops automatically and stays in its current QAM mode upon detection of full equalizer lock.



95/410

- [1] **AUTOCONSTEL_ON**: setting this bit to 1 starts the QAM mode state machine, setting it to 0 stops the state machine, and the chip stays in its current QAM mode.
- [0] Reserved

CTRL_8					Configu	iration and	d control 8
7	6	5	4	3	2	1	0
TSMF_HEADER	TSMF_ERROR	TSMF_LOCK	MPEG_LOCK_FECA	MPEG_LOCK_FECB	LMS_STEP2	LMS_STEP1	WAGC_LOCK
Address:	0xAB						
Туре:	R						
Reset:	0x00						
Description:	Configu	iration and co	ontrol 8	\sim			
CTRL_9	0: no TS [6] TSMF_E [5] TSMF_L [4] MPEG_ [3] MPEG_ [2] LMS_S [1] LMS_S	HEADER: for d SMF header de ERROR: for det LOCK: for deta LOCK_FECA: LOCK_FECB: TEP2: for detai TEP1: for detai LOCK: for deta	tected tail, see bit[7] of il, bit[0] of <i>GEI</i> for detail, bit[7 for detail, bit[7 for detail, bit[7 l, bit[3] of <i>INTE</i> I, bit[2] of <i>INTE</i>	1: a TSMF of <i>GENERAL_</i> NERAL_STATU] of <i>INTER_2</i> r] of <i>INTER_2</i> r <i>ER_2</i> register.	header detecte STATUS regist JS register. register. register.	ed er.	section. d control 9
7	6	5	4	3	2	1	0
	•	~	TEST				
Address:	0xAC						

Address.	0,7,10
Туре:	R/W
Reset:	0x00

Description:	Configuration and control 9
Description.	Configuration and control 3

[7:0] **TEST_SEL**: test mode register. For test only. Set to 0x00 for normal operation.



CTRL_10					Configur	ation and	control 10
7	6	5	4	3	2	1	0
SOURCESEL RE	SERVED SYN	NTH_DIS			COARE_FS_SEL		
Address:	0xAD						
Туре:	R/W						
Reset:	0x9C						
Description:	Configuration	n and contr	ol 10				
[7]	SOURCESEL 0: data comes Normal value:	from interna	al ADC	1: data con	nes from exterr st reasons).	nal source	
[6]	Reserved: mu	ust be set to	0.				
[5]	SYNTH_DIS: 1: The frequer	ncy synthesiz	zer is disable	ed			
	f _{OUT} [50:100] N (floor is the ne	MHz.		nus infinity. fl	loor(-1.4) = -2;	floor(1.4) = 1).	
CTRL_11			$\mathbf{\lambda}$	2	ynthesizer	tine select	or (LSBS
7	6	5	4 FINE_FS_S	3 EL [7:0]	2	1	0
				[]			
Address:	0xAE						
Гуре:	R/W						
Reset:	0x04	En a ala ata	* (I_CDo)				
Description:	Synthesizer	tine selecto	r (LSBS)				
[7:0]	FINE_FS_SEI			-			
					uency. Put 0xD se + 1)}; f _{OUT} [5		z clock.
	FINE FS SEI		(0- 0- 10)			•••••] <u>=</u> ,	
	$f_{IN} = f_{SYS} = 2$						
		x f _{XTAL} .	er. round(4.8		(4.3) = 4).		
CTRL_12	$f_{IN} = f_{SYS} = 2$	x f _{XTAL} .	er. round(4.8	3) = 5; round	(4.3) = 4). Inthesizer 1	fine select	or (MSBs
CTRL_12	$f_{IN} = f_{SYS} = 2$	x f _{XTAL} .	er. round(4.8	3) = 5; round		fine select	or (MSBs ₀
	$f_{IN} = f_{SYS} = 2$ (round is the r	x f _{XTAL} . nearest integ		3) = 5; round Sy 3	nthesizer		-
7	$f_{IN} = f_{SYS} = 2$ (round is the r	x f _{XTAL} . nearest integ	4	3) = 5; round Sy 3	nthesizer		-
7 Address:	f _{IN} = f _{SYS} = 2 (round is the r	x f _{XTAL} . nearest integ	4	3) = 5; round Sy 3	nthesizer		-
CTRL_12 7 Address: Type: Reset:	f _{IN} = f _{SYS} = 2 (round is the r 6 0xAF	x f _{XTAL} . nearest integ	4	3) = 5; round Sy 3	nthesizer		-

- [7:0] **FINE_FS_SEL**[15:8]: MSBs fine selector bus for synthesizer.
 - Reset value is for a 57 MHz serial clock output frequency. Put 0x36 for a 56 MHz clock.

6.4 FEC-B registers

MPEG_CONTROL **FEC-B** control 7 6 5 4 2 0 З 1 DIS RESET FLAG DIS DIS FLAG HDR Ш 64/256 MPEG PARAM_ VITERBI MPEG ВS BS Address: 0xC0 R/W Type: **Reset:** 0x00 **Description: FEC-B** control [7] 64/256: determines the FEC operating mode. 0: 256-QAM 1:64-QAM [6] PARAM_DIS: controls the test parameters. Always set to 0. [5] MPEG_DIS: controls the MPEG sync byte output. 0: enables clock cycles of the sync byte 1: disables clock cycles of the sync byte (Note that in this case the sync signal is unavailable on the external pin). [4] **RS_EN**: controls the Reed–Solomon correction. 0: disables RS correction 1: enables RS correction [3] VITERBI RESET: resetting this bit to 0 resets the FEC. When it changes from 0 to 1, the Viterbi decoder enters hunt mode and the FEC begins normal operation. [2] MPEG_HDR_DIS: controls the replacement of the MPEG syndrome/checksum header byte with 0x47. 0: replaces with 0x47 1: does not replace [1] RS_FLAG: controls the setting of the error bit in the beginning of the MPEG frame if the MPEG frame has an uncorrectable RS codeword. 0: disables set error bit 1: enables set error bit [0] MPEG_FLAG: controls the setting of the error bit in the beginning of the MPEG frame if the MPEG checksum/syndrome byte for that frame was incorrect. 0: disables set error bit 1: enables set error bit



MPEG_SYNC_ACQ FEC-B MPEG sync patterns for SYNC state

7	6	5	4	3	2	1	0
	RESE	RVED			MPEG	_GET	
Address:	0xC1						
Туре:	R/W						
Reset:	0x00						
Description:	FEC-B	MPEG sync p	patterns for S	YNC state			

[7:4] Reserved

- - -

[3:0] **MPEG_GET**: used to program the number of sequential matching MPEG sync patterns that must be found to enter the SYNC state.

MPEG_SYN	C_LOSS		FEC-B mis	sing MPE	EG sync pa	itterns to	exit SYNC state
7	6	5	4	3	2	1	0
RESERV	ED			MPEG_I	DROP		
Address:	0xC2		()				
Туре:	R/W						
Reset:	0x00						
Description:	FEC-B	missing MP	G sync patterr	ns to exit SY	NC state		
[7	:6] Reserve	ed					
[5			o program the nue the SYNC state		ential missing	MPEG sync p	patterns that
DATA_OUT_		DL			FEC-B	data outp	out control
7	6	5	4	3	2	1	0
		-				POL	MODE

Confidential

	•••••	-			• -		
7	6	5	4	3	2	1	0
		RESERVED			STI5518	OUTPUT_CLK_POL	OUTPUT_DATA_MODE
Address:	0xC3						
Туре:	R/W						
Reset:	0x00						
Description:	FEC-B	data output o	control				
[7:	3] Reserv	ed					



- [2] STI5518: when set, TS output is compatible with the STi5518.
- [1] **OUTPUT_CLK_POL**: if set to 0, the output serial clock for MPEG stream is in phase with the system clock.

[0] OUTPUT_DATA_MODE:

0: the MPEG data stream parallel mode is byte formatted according to the output byte clock (output serial clock divided by 8) 1: serial mode

VITERBI_	SYNC_	ACQ
----------	-------	-----

FEC-B sync acquired threshold

7	6	5	4	3	2	1	0	
VITERBI_SYNC_GET								
Address:	0xC4							
Туре:	R/W							
Reset:	0x00							
Description:	FEC-B s	ync acquire	d threshold	\sim				

[7:0] **VITERBI_SYNC_GET**: determines the threshold at which the rollover rate needs to be lower than where the sync counter begins to increment. The recommended value is decimal 13.

VITERBI_SY	NC_LOSS	5	$\mathbf{\delta}$		FEC-B	sync lost	threshold
7	6	5	4	3	2	1	0
			VITERBI_S	YNC_DROP			
Address:	0xC5						
Туре:	R/W						
Reset:	0x00						
Description:	FEC-B s	ync lost	threshold				

[7:0] **VITERBI_SYNC_DROP**: determines the lowest threshold for the rollover rate, after which the sync counter will begin decrementing. The recommended value is decimal 220.

VITERBI_SY	NC_GO					FEC-B	sync start
7	6	5	4	3	2	1	0
RESERVE	ED			VITERBI_	SYNC_GO		
Address:	0xC6						
Туре:	R/W						
Reset:	0x00						
Description:	FEC-B s	ync start					
[7]	6] Reserved	I					
100/410			Doc ID 8265	5038 Rev 2			57

[5:0] **VITERBI_SYNC_GO**: corresponds to the number that the sync counter has to reach before Viterbi sync is declared. Recommended value is decimal 8.

VITERBI_SY	NC_STO	P				FEC-B	sync stop
7	6	5	4	3	2	1	0
RESERV	ED			VITERBI_SY	NC_STOP		
Address:	0xC7						
Туре:	R/W						
Reset:	0x00						
Description:	FEC-B	sync stop					
[/	:6] Reserve	ed					
[5	:0] VITERE	BI_SYNC_STO	Correspond	s to the number	of sequential	readings of the	e rollover rate

[5:0] VITERBI_SYNC_STOP: corresponds to the number of sequential readings of the rollover rate needed to drop Viterbi sync and return to HUNT state. Recommended value is decimal 8.

FS_SYNC

						•	
7	6	5	4	3	2	1	0
	FRAME_SYN	C_DROP			FRAME_S	YNC_GET	
Address:	0xC8		7				
Туре:	R/W						
Reset:	0x00						
Description:	FEC-B s	ync contro	I				

- [7:4] FRAME_SYNC_DROP: setting this register to a value between 1 and 15 sets that as the number of missing or incorrect frame sync symbols which must be received for the frame sync state machine to leave SYNC state and return to HUNT state. Recommended values are in the 6 - 10 range.
- [3:0] **FRAME_SYNC_GET**: setting this register to a value between 1 and 15 sets that as the number of correctly positioned frame symbols that must be received sequentially for the frame sync state machine to enter the SYNC state. Recommended values are in the 4 8 range.

IN_DEPTH

FEC-B interleaver depth

FEC-B sync control

7	6	5	4	3	2	1	0			
FEC_RESET		RESERVED		INTERLEAVER_DEPTH						
Address:	0xC9									
Туре:	R/W									
Reset:	0x00									
Description:	FEC-B	interleaver de	epth							



0: resets the FEC 1: normal FEC operation [6:4] Reserved [3:0] INTERLEAVER_DEPTH: controls the interleaver depth (control word) Control word Number of taps (I) Increment (J) 0001 128 1 0010 128 2 0100 128 З 0110 128 4 0011 64 2 0101 32 4 16 8 0111 1001 8 16 **RS_CONTROL** FEC-B Reed-Solomon control 7 2 0 6 5 4 з 1 CLEAR RS_UNERRORED_CNT_CLEAR CORRECTED CNT RS_4_ERROR RS_RATE_ADJ CLR UNC CLR ERP ß RS -Address: 0xCA R/W Type: **Reset:** 0x00 FEC-B Reed-Solomon control **Description:** [7] RS_CORRECTED_CNT_CLEAR: (active 1) if set to 1, the block counters described in the

[7] FEC_RESET: performs a soft reset on the FEC core.

- *RS_CORR_COUNT* register are cleared.
- [6] **RS_UNERRORED_CNT_CLEAR**: (active 1) if set to 1, the block counters described in the *RS_UNERR_COUNT* register are cleared.
- [5] RS_4_ERROR: directs how the RS monitoring circuit is to treat uncorrectable codeword errors.0: counts uncorrected codeword errors as 0 error
 - 1: counts uncorrected codeword errors as 4 errors
- [4] RS_CLR_ERR: a transition from 0 to 1 on this register clears the correctable error counter.
- [3] **RS_CLR_UNC**: a transition from 0 to 1 on this register clears the uncorrectable error counter.



[2:0] **RS_RATE_ADJ**: indicates the number of FEC frames over which the RS rate register accumulates data.


000: 4 frames	
010: 64 frames	

- 010: 64 frames
- 100: 1024 frames 110: 16384 frames

001: 16 frames 011: 256 frames 101: 4096 frames 111: 65536 frames

DEINT_CONTROL

FEC-B de-interleaver control



<u>(۲</u>

R

103/410

Confidential

Reset:

Description: FEC-B sync status

[7:5] Reserved

- [4] **MPEG_SYNC**: this signal is asserted when the state machine in the MPEG module is in the SYNC state.
- [3] VITERBI_I_SYNC: indicates the state of the Viterbi sync. For the Viterbi to be in SYNC, this bit and VITERBI_Q_SYNC must be set.
- [2] VITERBI_Q_SYNC: indicates the state of the Viterbi sync. For the Viterbi to be in SYNC, this bit and VITERBI_I_SYNC must be set.
- [1:0] **COMB_STATE**: frame sync status indicator.
 - 00: the circuit is searching for a pattern to match the J83 frame sync pattern
 - 01: the circuit has found a pattern that matches and is looking for FS_GET_SYNC sequential frame sync patterns in the correct position
 - 10: the state machine is in SYNC state and has not received FS_DROP_SYNC missing frame sync patterns

VITERBI_I_RA	TE						FEC-B
7	6	5	4	3	2	1	0
			VITERBI_RAT	E_I			
Address:	0xCD		$\mathbf{\tilde{\mathbf{A}}}$				
Туре:	R						
Reset:		X					
Description:	FEC-B						
[7:0]		ATE_I: conta	ins filtered value	es of the Vit	erbi decoder's	rollover rate.	FEC-B
7	6	5	4	3	2	1	0
			VITERBI_RAT	E_Q			
Address:	0xCE						
Туре:	R						
Reset:							

Description: FEC-B

[7:0] **VITERBI_RATE_Q**: contains filtered values of the Viterbi decoder's rollover rate.

104/410



TX_INTERLEA	VER_DEPTH								F	EC-
7	6 5	4		3	2		1		C	
	RESERVED				TX_IN	ITERLEA	VER_DE	PTH		
Address:	0xD0									
Гуре:	R									
Reset:										
Description:	FEC-B									
[7:4]	Reserved									
[3:0]	TX_INTERLEAVE from the received		nis register	holds the	e interlea	aver dep	oth (coi	ntrol wo	ord) cap	ture
RS_ERR_CNT			FEC	_B Red	ed-So	lomo	n cor	recta	able e	rro
15 14 13	12 11 1	0 9	8 7	6	5	4	3	2	1	0
RESERVED				RS_ERRO	R_COUNT	-				
Address:	0xD1, 0xD2									
уре:	R		(7)							
Reset:										
Description:	FEC_B Reed-S	olomon corr	ectable er	rors						
[15:12]	Reserved									
[11:0]	RS_ERROR_COL errors (in 7-bit syn into the configurat cleared before rea	nbol units) in e ion bit (<i>RS_C</i>	each RS co CONTROL,	odeword.	This cou	unter ca	ın be c	leared	by writir	ng a
RS_UNC_COL			FEC_B	Reed-	Solon	non u	Incor	recta	able e	rro
15 14 13	12 11 1	0 9	8 7	6	5	4	3	2	1	0
RESERVED				RS_UNC	_COUNT					
Address:	0xD4, 0xD5									
Гуре:	R									
Reset:										
Description:	FEC_B Reed-S	olomon unco	orrectable	errors						
[15:12]	Reserved									
[11:0]	RS_UNC_COUNT were determined t writing a 1 to the c 0xD5 [3:0], LSBs i	o have an un configuration b	correctable oit, that is b	number	of errors	. This c	counter	can be	e cleare	d by



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RES	ERVED							RS_I	RATE				
ddre	SS:		0xD6,	0xD7											
ype:			R												
Reset:	:														
Descri	iption	1	FEC_E	3											
	[1	15:10]	Reserv	ved											
		[9:0]		n each I ONTRC	RS code L, bit [2	word o :0]).	ver a n	umber o	of FEC	frames					ymbo
RS_C	ORR		DUNT					×						FE	EC_I
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						RS_	CORREC	TED_CO	UNT						
Addre	ss:		0xD8,	0xD9				7							
Гуре:			R			Ċ									
Reset	:														
Descri	iption:	:	FEC_E	3		S									
		[15:0]	cleared	ords whi I by wr <mark>it</mark>	TED_C ich were ing a 1 t 9, LSBs	e detern to the c	nined to onfigura	have a have b	correc	table n	umber o	of errors	. This re	egister	
RS_L	JNER	R_C	OUNT											FE	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						RS_I	UNERRO	RED_CO	UNT						
Addre	ss:		0xDA,	0xDB											
уре:			R												
Reset:	:														
Descri	iption	1	FEC_E	3											
		[15:0]	RS_UN		RED_C										

Confidential

106/410



6.5 TSMF registers

TSMF_SEL					T	SMF selec	tion mod
7	6	5	4	3	2	1	0
RE	SERVED		TS_NUMBER		SEL_I	NODE	
Address:	0xB1						
Гуре:	R/W						
Reset:	0x00						
Description:	TSMF se	lection mo	de				
[7:5]	Reserved						
[4:1]	TS_NUME	BER					
[0]	SEL_MOD	DE: selection	n mode.				
	0: selection	n by TS ID		1: selection	n by TS numbe	er	
ISMF_CONTR	OL					TS	MF contro
7	6	5	4	3	2	1	0
BIT	U			<u> </u>			
CHECK_ERROR_BIT	CHECK_F_SYNC		Q (D	В	DDE		ш
Ë	ж г		RESERVED	H_MODE	D_V_MODE		MODE
Н Н Н Н Н Н Н Н Н Н Н Н Н Н Н Н Н Н Н	CHEC		Ш	I	D		
ō	0						
Address:	0xB2						
Гуре:	R/W	\mathbf{O}					
Reset:	0x00						
Description:	TSMF co	ntrol					
[7]	CHECK_E		F : when 1, frame	header TS er	ror indicator bi	t checked.	
[6]	CHECK_F	SYNC: wh	hen 1, FRAME_S	SYNC bytes of	f the frame hea	ader are checl	ked.
[5:4]	Reserved						
[3]		nultiple fran	ne header is ove ne header is out		I PID 0x1FFF		
[2]		LID signal i	is asserted for a is asserted only				
[1:0]	MODE						
	00. force e	ingle TS m	ada	Ot, faraa m	ultiple TS mod	~	



Doc ID 8265038 Rev 2

	IC_SYNC_C				AL	itomatic s	yne coun
7	6	5	4	3	2	1	0
	SYNC_IN_	COUNT			SYNC_OU		
Address:	0xB3						
Гуре:	R/W						
Reset:	0x43						
Description	: Automat	ic sync coun	t				
		en in automatio		It is also the n	me headers red umber of cons		
		YNC state who	en in automatie	mode detect.	ame headers r It is also the n pit[7], <i>CTRL_8</i>)	umber of cons	
TS_ID_L						TS identif	ier (LSBs
7	6	5	4	3	2	1	0
			TS_ID	[7:0]			
Address:	0xB4						
Гуре:	R/W		. 0				
Reset:	0x00	C C					
Description		ifier (LSBs)					
•							
	[7:0] TS_ID [7:0	0]: LSBs from	the selected I	S identifier to I	be provided by	the controlling	device.
TS_ID_H					•	TS identifi	er (MSBs
7	6	5	4	3	2	1	0
			TS_ID[15:8]			
Address:	0xB5						
Гуре:	R/W						
Reset:	0x00						
	TS ident	ifier (MSBs)					
	TS ident [7:0] TS_ID [15	, , , , , , , , , , , , , , , , , , ,	n the selected	TS identifier to	o be provided b	by the controlli	ng device.
Description		, , , , , , , , , , , , , , , , , , ,	m the selected			-	-
Description	[7:0] TS_ID [15	:8]: MSBs fror		Orig	ginal netwo	ork identif	ier (LSBs
Description		, , , , , , , , , , , , , , , , , , ,	m the selected	Oriq 3		-	-
Description	[7:0] TS_ID [15	:8]: MSBs fror	4	Oriq 3	ginal netwo	ork identif	ier (LSBs
Description	[7:0] TS_ID [15	:8]: MSBs fror	4	Orig 3 [7:0]	ginal netwo	ork identif	ier (LSBs

Туре:	R/W
Reset:	0x00
Description:	Original network identifier (LSBs)

[7:0] **ON_ID**[7:0]: LSBs from the original network identifier to be provided by the controlling device.

ON_ID_H				Orig	ginal netwo	ork identif	ier (MSBs)
7	6	5	4	3	2	1	0
			ON_ID[15:8]			
Address:	0xB7						
Туре:	R/W						
Reset:	0x00						
Description:	Original	network ider	ntifier (MSBs)	N.			
[7:0	0] ON_ID [1	5:8]: MSBs fro	m the original	network identii	fier to be provid	ded by the cor	ntrolling device.

GENERAL	STATUS		0		Т	SMF gen	eral statu
7	6	5	4	3	2	1	0
ERROR	EMERGENCY	CRE_	TS[1:0]		VER[2:0]		M_LOCK
Address:	0xB9	ć					
Туре:	R						
Description:	TSMF g	eneral status	3				
				valid and the	ir corresponding) TS_STATU	S is active
	[6] EMERG	ENCY: emerge	ency indicator.				
	[5:4] CRE_TS	[1:0]: the rece	ive status of the	e currently sel	lected TS.		
	[3:1] VER [2:0]]: TSMF versio	on number.				
	[0] M_LOCH 0: multip	K le TS unlocked	Ŀ	1: multiple	TS locked		
TS_ST_L					One-bit	TS ID sta	tus (LSBs
7	6	5	4	3	2	1	0
			TS_STAT	JS[7:0]			
Address:	0xBA						
Гуре:	R						
Description:	One-bit	TS ID status	(LSBs)				
-							
► 7			Doc ID 8265	038 Rev 2			109/41

[7:0] TS_STATUS[7:0]: one bit status per RELATIVE_TS_ID. TS_STATUS[0] for RELATIVE_TS_ID_#1 to TS_STATUS[7] for RELATIVE_TS_ID_#8 TS_ST_H One-bit TS ID status (MSBs) 2 7 6 5 4 3 1 0 TS_STATUS[14:8] 0xBB Address: Type: R Description: One-bit TS ID status (MSBs) [7] Reserved [6:0] TS_STATUS[14:8]: one bit status per RELATIVE_TS_ID TS_STATUS[8] for RELATIVE_TS_ID #9 to TS_STATUS[14] for RELATIVE_TS_ID #15 RE_ST_L Two-bit TS ID status (LSBs) 5 2 7 6 4 3 1 Λ RECEIVE_STATUS[7:0] Address: 0xBC Type: R **Description:** Two-bit TS ID status (LSBs) [7:0] **RECEIVE_STATUS**[7:0]: two bits status per RELATIVE_TS_ID. RECEIVE_STATUS[1:0] for RELATIVE_TS_ID#1RECEIVE_STATUS[3:2] for RELATIVE_TS_ID#2 RECEIVE_STATUS[5:4] for RELATIVE_TS_ID#3RECEIVE_STATUS [7:6] for RELATIVE_TS_ID#4 Two-bit TS ID status (lower-mid SBs) RE_ST_2 4 3 2 1 0 7 6 5 RECEIVE_STATUS[15:8] Address: 0xBD Type: R **Description:** Two-bit TS ID status (lower-mid SBs) [7:0] RECEIVE_STATUS[15:8]: two bits status per RELATIVE_TS_ID. RECEIVE_STATUS[9:8] for RELATIVE_TS_ID#5RECEIVE_STATUS[11:10] for RELATIVE_TS_ID#6 RECEIVE_STATUS[13:12] for RELATIVE_TS_ID#7RECEIVE_STATUS [15:14] for RELATIVE_TS_ID#8

Downloaded from Arrow.com.

110/410



RE_ST_1				Two-bit	TS ID sta	tus (uppe	r-mid SBs
7	6	5	4	3	2	1	0
			RECEIVE_ST	ATUS[23:16]			
ddress:	0xBE						
уре:	R						
Description:	Two-bit 7	S ID status	s (upper-mid S	Bs)			
[RECEIVE RECEIVE RECEIVE	_STATUS[1] _STATUS[19 _STATUS[2]	3:16]: two bits s 7:16] for RELAT 9:18] for RELAT 1:20] for RELAT (3:22] for RELAT	IVE_TS_ID#9 IVE_TS_ID#10 IVE_TS_ID#11			
RE_ST_H				.0	Two-bit	TS ID stat	us (MSBs
7	6	5	4	3	2	1	0
RESER				RECEIVE_STA		•	•
Address:	0xBF						
Гуре:	R						
Description:		S ID status	(MSBs)				
, and the second s		O ID Olala					
[7:6] Reserved	1 1					
l	RECEIVE	_STATUS[2: _STATUS[2]	9:24]: two bits s 5:24] for RELAT 7:26] for RELAT 9:28] for RELAT	IVE_TS_ID#13 IVE_TS_ID#14	IIVE_13_ID.		
T_ID_L1					т	S identifie	er 1 (LSBs
7	6	5	4	3	2	1	0
			TS_ID_	1[7:0]			
Address:	0xC0						
уре:	R						
Description:	TS ident	ifier 1 (LSB	s)				
[7:0] TS_ID_1 [7:0]: LSBs T	S identifier extra	acted from the h	neader for RE	LATIVE_TS_I	D#1.
Γ_ID_H1					Т	S identifie	r 1 (MSBs
7	6	5	4	3	2	1	0
			TS_ID_1	[15:8]			
	0xC1						
Address:							
Address:							

Front-end registers

Information classified Confidential - Do not copy (See last page for obligations)

Туре:	R	
-------	---	--

Description: TS identifier 1 (MSBs)

[7:0] **TS_ID_1**[15:8]: MSBs TS identifier extracted from the header for RELATIVE_TS_ID#1.

O_ID_L1				Oligi	nal networ	K Identifie	er 1 (LSBS
7	6	5	4	3	2	1	0
			ON_ID_1[[7:0]			
Address:	0xC2						
Гуре:	R						
Description:	Original	network ider	ntifier 1 (LSBs)				
[7:		[7:0]: LSBs or E_TS_ID#1.	iginal network ic	dentifier extra	icted from the l	header for	
O_ID_H1				Origir	nal networ	k identifie	r 1 (MSBs
7	6	5	4	3	2	1	0
			ON_ID_1[1	15:8]			
Address:	0xC3						
Гуре:	R						
Description:	Original	network ider	tifier 1 (MSBs))			
[7:		[15:8]: MSBs E_TS_ID#1.	original network	identifier ext	racted from the	e header for	
[7: T_ID_L2			original network	identifier ext			er 2 (LSBs
			4	3			er 2 (LSBs
ſ_ID_L2	RELATIVI	E_TS_ID#1.		3	т	S identifie	
「_ID_L2 7	RELATIVI	E_TS_ID#1.	4	3	т	S identifie	
Γ_ID_L2 7 Address:	6	E_TS_ID#1.	4	3	т	S identifie	
Γ_ID_L2 7 Address: Type:	6 0xC4 R	E_TS_ID#1.	4 TS_ID_2[3	т	S identifie	
T_ID_L2 7 Address: Type: Description:	6 0xC4 R TS identi	5 5	4 TS_ID_2[3 7:0]	2 2	S identifie	
T_ID_L2 7 Address: Type: Description: [7:	6 0xC4 R TS identi	5 5	4 TS_ID_2[3 7:0]	2 header for RE	S identifie	0
7 Address: Type: Description: [7:	6 0xC4 R TS identi	5 5	4 TS_ID_2[3 7:0]	2 header for RE	S identifie	0 D#2.
F_ID_L2 7 Address: Type: Description: [7: F_ID_H2	6 0xC4 R TS identi	55 ifier 2 (LSBs 7:0]: LSBs TS	4 TS_ID_2[) S identifier extrac	3 7:0] Cted from the	2 header for RE	S identifie	0 D#2. r 2 (MSBs
F_ID_L2 7 Address: Type: Description: [7: F_ID_H2 7	6 0xC4 R TS identi	55 ifier 2 (LSBs 7:0]: LSBs TS	4 TS_ID_2[) 6 identifier extrac 4	3 7:0] Cted from the	2 header for RE	S identifie	0 D#2. r 2 (MSBs
T_ID_L2 7 Address: Type: Description: [7: T_ID_H2	RELATIVI 6 0xC4 R TS identi 0] TS_ID_2 [55 ifier 2 (LSBs 7:0]: LSBs TS	4 TS_ID_2[) 6 identifier extrac 4	3 7:0] Cted from the	2 header for RE	S identifie	0 D#2. r 2 (MSBs)
T_ID_L2 7 Address: Type: Description: [7: T_ID_H2 7 Address:	RELATIVI 6 0xC4 R TS identi 6 0xC5	55 ifier 2 (LSBs 7:0]: LSBs TS	4 TS_ID_2[) 6 identifier extrac 4	3 7:0] Cted from the	2 header for RE	S identifie	0 D#2. r 2 (MSBs

Description: TS identifier 2 (MSBs)

[7:0] **TS_ID_2**[15:8]: MSBs TS identifier extracted from the header for RELATIVE_TS_ID#2.

O_ID_L2				Origi	nal netwoi	rk identifie	r 2 (LSB
7	6	5	4	3	2	1	0
			ON_ID_2	[7:0]			
Address:	0xC6						
Туре:	R						
Description:	Original I	network ider	ntifier 2 (LSBs)				
[7:C		[7:0]: LSBs or E_TS_ID#2.	iginal network id	dentifier extra	acted from the	header for	
O_ID_H2				Origi r	nal networ	k identifie	r 2 (MSB:
7	6	5	4	3	2	1	0
			ON_ID_2[15:8]			
Address:	0xC7						
-uui ess.	0.01						
	R						
Гуре: Description:	R Original I	<u> </u>	ntifier 2 (MSBs original network		tracted from th	e header for	
Type: Description:	R Original I	[15:8]: MSBs				e header for S identifie	r 3 (LSB
Type: Description: [7:0	R Original I	[15:8]: MSBs		identifier ext			e r 3 (LSB : 0
Γype: Description: [7:0 Γ_ID_L3 7	R Original I] ON_ID_2 RELATIVE	[15:8]: MSBs E_TS_ID#2.	original network	identifier ext	т	S identifie	-
Type: Description: [7:0 T_ID_L3 7 Address:	R Original I] ON_ID_2 RELATIVE	[15:8]: MSBs E_TS_ID#2.	original network	identifier ext	т	S identifie	-
Type: Description: [7:0 T_ID_L3 7 Address: Type:	R Original n] ON_ID_2 RELATIVE 6 0xC8 R	[15:8]: MSBs E_TS_ID#2.	original network	identifier ext	т	S identifie	-
Type: Description: [7:0 T_ID_L3 7 Address: Type: Description:	R Original n ON_ID_2 RELATIVE	[15:8]: MSBs =_TS_ID#2. 5	original network	3 (7:0]	2 2	S identifie	0
Type: Description: [7:0 T_ID_L3 7 Address: Type: Description: [7:0	R Original n ON_ID_2 RELATIVE	[15:8]: MSBs =_TS_ID#2. 5	original network	3 (7:0]	2 header for RE	S identifie	0 D#3.
Type: Description: [7:0 T_ID_L3 7 Address: Type: Description: [7:0	R Original n ON_ID_2 RELATIVE	[15:8]: MSBs =_TS_ID#2. 5	original network	3 (7:0]	2 header for RE	S identifie	0 D#3.
Type: Description: [7:0 T_ID_L3 7 Address: Type: Description: [7:0 T_ID_H3	R Original i ON_ID_2 RELATIVE	[15:8]: MSBs E_TS_ID#2. 5 ifier 3 (LSBs 7:0]: LSBs TS	4 <u>TS_ID_3</u>) 6 identifier extrac	3 [7:0] Cted from the	2 header for RE	S identifie	0 D#3. r 3 (MSB
Type: Description: [7:0 T_ID_L3 7 Address: Type: Description: [7:0 T_ID_H3 7	R Original i ON_ID_2 RELATIVE	[15:8]: MSBs E_TS_ID#2. 5 ifier 3 (LSBs 7:0]: LSBs TS	4 TS_ID_3) 6 identifier extrac	3 [7:0] Cted from the	2 header for RE	S identifie	0 D#3. r 3 (MSB
Type: Description: [7:0 T_ID_L3 7 Address: Type: Description: [7:0 T_ID_H3	R Original I ON_ID_2 RELATIVE	[15:8]: MSBs E_TS_ID#2. 5 ifier 3 (LSBs 7:0]: LSBs TS	4 TS_ID_3) 6 identifier extrac	3 [7:0] Cted from the	2 header for RE	S identifie	0 D#3. r 3 (MSB

[7:0] **TS_ID_3**[15:8]: MSBs TS identifier extracted from the header for RELATIVE_TS_ID#3.

O_ID_L3				Oligii	nal networ	K IGCIIIII	
7	6	5	4	3	2	1	0
			ON_ID_3	[7:0]			
Address:	0xCA						
Туре:	R						
Description:	Original	network ident	ifier 3 (LSBs))			
[7:		[7:0]: LSBs oriç E_TS_ID#3.	ginal network i	dentifier extra	cted from the I	neader for	
O_ID_H3				Origin	al networ	k identifie	r 3 (MSBs
7	6	5	4	3	2	1	0
			ON_ID_3[15:8]			
Address:	0xCB						
Туре:	R		(7)				
Description:	Original	network ident	ifier 3 (MSBs	6)			
[7]							
[7:		[15:8]: MSBs o E_TS_ID#3.	riginal network	c identifier ext	racted from the	e header for	
			riginal network	c identifier ext			er 4 (LSBs
			riginal network	dentifier ext			er 4 (LSBs º
T_ID_L4	RELATIV	E_TS_ID#3.		3	т	S identifie	-
T_ID_L4 7	RELATIV	E_TS_ID#3.	4	3	т	S identifie	-
T_ID_L4 7 Address:	6	E_TS_ID#3.	4	3	т	S identifie	-
T_ID_L4 7 Address: Type:	6 0xCC R	E_TS_ID#3.	4	3	т	S identifie	-
T_ID_L4 7 Address: Type: Description:	6 0xCC R TS ident	5 5	4 TS_ID_4	3 [7:0]	2 2	S identifie	0
T_ID_L4 7 Address: Type: Description: [7:	6 0xCC R TS ident	E_TS_ID#3.	4 TS_ID_4	3 [7:0]	2 header for RE	S identifie	0
T_ID_L4 7 Address: Type: Description: [7:	6 0xCC R TS ident	E_TS_ID#3.	4 TS_ID_4	3 [7:0]	2 header for RE	S identifie	0 D#4.
T_ID_L4 7 Address: Type: Description: [7: T_ID_H4	6 0xCC R TS ident 0] TS_ID_4 [E_TS_ID#3. 5 ifier 4 (LSBs) 7:0]: LSBs TS	4 TS_ID_4	3 [7:0] cted from the	2 header for RE	S identifie	0 D#4. r 4 (MSBs
T_ID_L4 7 Address: Type: Description: [7: T_ID_H4 7	6 0xCC R TS ident 0] TS_ID_4 [E_TS_ID#3. 5 ifier 4 (LSBs) 7:0]: LSBs TS	4 TS_ID_4 identifier extrac	3 [7:0] cted from the	2 header for RE	S identifie	0 D#4. r 4 (MSBs
T_ID_L4 7 Address: Type: Description: [7: T_ID_H4 7 Address:	6 0xCC R TS ident 0] TS_ID_4	E_TS_ID#3. 5 ifier 4 (LSBs) 7:0]: LSBs TS	4 TS_ID_4 identifier extrac	3 [7:0] cted from the	2 header for RE	S identifie	0 D#4. r 4 (MSBs
T_ID_L4 7 Address: Type: Description: [7: T_ID_H4 7 Address: Type:	RELATIV	E_TS_ID#3. 5 ifier 4 (LSBs) 7:0]: LSBs TS	4 TS_ID_4 identifier extrac 4 TS_ID_4[3 [7:0] cted from the	2 header for RE	S identifie	0 D#4. r 4 (MSBs
T_ID_L4 7 Address: Type: Description: [7: T_ID_H4	RELATIV	E_TS_ID#3. 5 ifier 4 (LSBs) 7:0]: LSBs TS 5	4 TS_ID_4 identifier extrac 4 TS_ID_4[3 [7:0] cted from the	2 header for RE	S identifie	0 D#4. r 4 (MSBs

[7	:0] TS_ID_4	[15:8]: MSBs T	S identifier exi	racted from th			5_1D#4.
O_ID_L4				Origiı	nal networ	k identifie	er 4 (LSBs)
7	6	5	4	3	2	1	0
			ON_ID_4	4[7:0]			
Address:	0xCE						
Туре:	R						
Description:	Original	network iden	tifier 4 (LSBs)			
[7		I[7:0]: LSBs ori E_TS_ID#4.	ginal network i	dentifier extra	cted from the I	neader for	
O_ID_H4				Origin	al networ	k identifie	er 4 (MSBs)
7	6	5	4	3	2	1	0
			ON_ID_4	[15:8]			
Address:	0xCF						
Туре:	R		(7)				
Description:	Original	network iden	tifier 4 (MSB	5)			
[7		4					
		I[15:8]: MSBs c E_TS_ID#4.	original networ	k identifier ext			
T_ID_L5			priginal networ	k identifier ext			er 5 (LSBs)
			4	3			er 5 (LSBs) ₀
T_ID_L5	RELATIV	E_TS_ID#4.		3	т	S identifi	
T_ID_L5 7	6	E_TS_ID#4.	4	3	т	S identifi	
T_ID_L5 7 Address:	6 0xD0 R	E_TS_ID#4.	4 TS_ID_£	3	т	S identifi	
T_ID_L5 7 Address: Type: Description:	6 0xD0 R TS ident	E_TS_ID#4.	4 TS_ID_5	3 [7:0]	2 2	S identifie	0
T_ID_L5 7 Address: Type: Description:	6 0xD0 R TS ident	E_TS_ID#4.	4 TS_ID_5	3 [7:0]	2 header for RE	S identifie	0
T_ID_L5 7 Address: Type: Description:	6 0xD0 R TS ident	E_TS_ID#4.	4 TS_ID_5 identifier extra	3 5[7:0] Acted from the	2 header for RE	S identifie	0 ID#5.
T_ID_L5 7 Address: Type: Description: [7 T_ID_H5	6 0xD0 R TS ident	E_TS_ID#4.	4 TS_ID_5	3 5[7:0] Acted from the	2 header for RE	S identifie	0 ID#5. er 5 (MSBs)
T_ID_L5 7 Address: Type: Description: [7 T_ID_H5	6 0xD0 R TS ident	E_TS_ID#4.	4 TS_ID_5 identifier extra	3 5[7:0] Acted from the	2 header for RE	S identifie	0 ID#5. er 5 (MSBs)
T_ID_L5 7 Address: Type: Description: [7 T_ID_H5 7	6 0xD0 R TS ident :0] TS_ID_5	E_TS_ID#4.	4 TS_ID_5 identifier extra	3 5[7:0] Acted from the	2 header for RE	S identifie	0 ID#5. er 5 (MSBs)
T_ID_L5 7 Address: Type: Description: [7 T_ID_H5 7 [Address:]	6 0xD0 R TS ident :0] TS_ID_5 6 0xD1 R	E_TS_ID#4.	4 TS_ID_5	3 5[7:0] Acted from the	2 header for RE	S identifie	0 ID#5. er 5 (MSBs)



57

[7:0] **TS_ID_5**[15:8]: MSBs TS identifier extracted from the header for RELATIVE_TS_ID#5.

O_ID_L5				Origin	ial networ	k identifie	er 5 (LSDS
7	6	5	4 ON_ID_5[7	3	2	1	0
				.0]			
Address:	0xD2						
Гуре:	R						
Description:	Original ne	twork identifi	er 5 (LSBs)				
[7:0]	ON_ID_5[7: RELATIVE_	0]: LSBs origir TS_ID#5.	al network id	entifier extrac	cted from the I	neader for	
O_ID_H5				Origin	al networ	k identifie	r 5 (MSBs
7	6	5	4	3	2	1	0
			ON_ID_5[1	5:8]			
Address:	0xD3						
Гуре:	R		(7)				
Description:	Original ne	twork identifi	er 5 (MSBs)				
			U				
[7:0]	ON_ID_5[15 RELATIVE_	5:8]: MSBs orig TS_ID#5.	inal network	identifier extr	acted from the	e header for	
T_ID_L6					т	S identifie	er 6 (LSBs
7	6	5	4 TS_ID_6[7	3	2	1	0
Address:	0xD4)					
Гуре:	R						
Description:	TS identifie	er 6 (LSBs)					
	TS_ID_6 [7:0)]: LSBs TS ide	entifier extrac	ted from the	header for RE	LATIVE_TS_I	D#6.
[7:0]	TS_ID_6 [7:()]: LSBs TS idd	entifier extrac	ted from the I		LATIVE_TS_I 6 identifie	
[7:0]	TS_ID_6 [7:0	D]: LSBs TS idd	entifier extrac	ted from the I			
[7:0] Г_ID_H6	-	-		3	Т	S identifie	r 6 (MSBs
[7:0] Г_ID_H6 7	-	-	4	3	Т	S identifie	r 6 (MSBs
[7:0] []]] [] T_ID_H6 7 Address:	6	-	4	3	Т	S identifie	r 6 (MSBs
[7:0] F_ID_H6 7 Address: Type:	6 0xD5 R	-	4	3	Т	S identifie	r 6 (MSBs
[7:0] T_ID_H6	6 0xD5 R	5	4	3	Т	S identifie	r 6 (MSBs

[7:0)] TS_ID_6 [1	5:8]: MSBS 15	identifier ext	racted from th	e header for F	RELATIVE_TS	_ID#6.
O_ID_L6				Origir	nal netwo	rk identifie	r 6 (LSBs)
7	6	5	4	3	2	1	0
			ON_ID_6	6[7:0]			
Address:	0xD6						
Туре:	R						
Description:	Original r	etwork identif	ier 6 (LSBs)			
[7:0		7:0]: LSBs origi :_TS_ID#6.	nal network i	dentifier extra	cted from the	header for	
O_ID_H6				Origin	al networ	k identifie	r 6 (MSBs)
7	6	5	4	3	2	1	0
			ON_ID_6	[15:8]			
Address:	0xD7						
Туре:	R		(7)				
Description:	Original r	etwork identif	ier 6 (MSB	s)			
[7:0)] ON_ID_6 [RELATIVE	15:8]: MSBs ori _TS_ID#6.	ginal networ	k identifier exti	racted from th	e header for	
T_ID_L7					т	S identifie	r 7 (LSBs)
7	6	5	4	3	2	1	0
			TS_ID_7	7[7:0]			
Address:	0xD8)					
Туре:	R						
Description:	TS identi	ier 7 (LSBs)					
[7:0)] TS_ID_7 [7	7:0]: LSBs TS ic	lentifier extra	cted from the	header for RE	ELATIVE_TS_I	D#7.
[7:0 T_ID_H7)] TS_ID_7 [7	7:0]: LSBs TS ic	lentifier extra	cted from the			D#7. r 7 (MSBs)
-)] TS_ID_7 [7 6	7:0]: LSBs TS ic	lentifier extra	acted from the			
T_ID_H7		-		3	Т	S identifie	r 7 (MSBs)
T_ID_H7		-	4	3	Т	S identifie	r 7 (MSBs)
T_ID_H7 7	6	-	4	3	Т	S identifie	r 7 (MSBs)
T_ID_H7 7 Address:	6 0xD9 R	-	4	3	Т	S identifie	r 7 (MSBs)

Doc ID 8265038 Rev 2

57

[7:0] **TS_ID_7**[15:8]: MSBs TS identifier extracted from the header for RELATIVE_TS_ID#7.

7 6 5 4 3 2 1 ON_ID_7[7:0] Address: 0xDA Type: R Description: Original network identifier 7 (LSBs) [7:0] ON_ID_7[7:0]: LSBs original network identifier extracted from the header for RELATIVE_TS_ID#7. O_ID_H7 Original network identifier 7 (M 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 7 6 5 4 3 2 1 7 6 5 4 3 2 1 1 TS_ID_8[7:0] TS_ID_8[7:0] TS_ID_8[7:0] TS_ID_8[7:0] TS_ID_8[7:0] TS_ID_8[7:0] <td colsp<="" th=""><th>D_L7</th><th></th><th></th><th></th><th>Origin</th><th>nal networ</th><th>rk identifie</th><th>er 7 (LSBs</th></td>	<th>D_L7</th> <th></th> <th></th> <th></th> <th>Origin</th> <th>nal networ</th> <th>rk identifie</th> <th>er 7 (LSBs</th>	D_L7				Origin	nal networ	rk identifie	er 7 (LSBs
Address: 0xDA Type: R Description: Original network identifier 7 (LSBs) [7:0] ON_ID_7(7:0): LSBs original network identifier extracted from the header for RELATIVE_TS_ID#7. O_ID_H7 Original network identifier 7 (N 7 6 5 4 3 2 1 ON_ID_7(15:8) ON_ID_7(15:8) Address: 0xDB 7 6 5 4 3 2 1 Address: 0xDB Original network identifier 7 (MSBs) 7 6 5 4 3 2 1 Type: R R Description: Original network identifier 7 (MSBs) 1	7	6	5			2	1	0	
Type: R Description: Original network identifier 7 (LSBs) [7:0] ON_ID_7[7:0]: LSBs original network identifier extracted from the header for RELATIVE_TS_ID#7. O_ID_H7 Original network identifier 7 (MSBs) Ox_ID_7[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#7. Address: OXDB Type: R Description: Original network identifier 7 (MSBs) [7:0] ON_ID_7[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#7. T_ID_L8 TS identifier 8 (LSBs) Type: R Description: OxDC TS identifier 8 (LSBs) TS identifier 8 (LSBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. T_ID_H8 TS identifier 8 (LSBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. T_ID_H8 TS identifier 8 (LSBs) 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1					[7:0]				
Description: Original network identifier 7 (LSBs) [7:0] ON_ID_7[7:0]: LSBs original network identifier extracted from the header for RELATIVE_TS_ID#7. O_ID_H7 Original network identifier 7 (N 7 6 5 4 3 2 1 Address: 0xDB Original network identifier 7 (MSBs) Formula Concent of the header for RELATIVE_TS_ID#7. 7 6 6 4 3 2 1 Address: 0xDB TS identifier 8 (MSBs original network identifier extracted from the header for RELATIVE_TS_ID#7. TS identifier 8 (ISBs) 7 6 6 4 3 2 1 7 6 6 4 3 2 1 7 6 6 4 3 2 1 7 6 6 4 3 2 1 7 6 6 4 3 2 1 7 6 6 4 3 2 1 7 7 10_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. 7 <t< td=""><td>ess:</td><td>0xDA</td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	ess:	0xDA							
[7:0] ON_ID_7[7:0]: LSBs original network identifier extracted from the header for RELATIVE_TS_ID#7. O_ID_H7 Original network identifier 7 (N 7 6 5 4 3 2 1 ON_ID_7[15:8] Address: 0xDB Type: R Description: Original network identifier 7 (MSBs) [7:0] ON_ID_7[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#7. T_ID_L8 7 6 5 4 3 2 1 TS_ID_8[7:0] Address: 0xDC Type: R Description: TS identifier 8 (LSBs) [7:0] TS_D_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. T_ID_H8 7 6 5 4 3 2 1 TS_ID_8[7:0] Address: 0xDC 7 6 5 4 3 2 1 TS_ID_8[7:0] Address: 0xDD Type: R	:	R							
RELATIVE_TS_ID#7. Original network identifier 7 (M 7 6 5 4 3 2 1 N_ID_7(15:8) ON_ID_7(15:8) Address: OxDB Type: R Description: Original network identifier 7 (MSBs) [7:0] ON_ID_7[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#7. T_ID_L8 TS identifier 8 (I 7 6 5 4 3 2 1 Address: OxDC Ype: R Description: TS identifier 8 (LSBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. TS identifier 8 (M 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5	ription:	Original r	network identi	fier 7 (LSBs))				
7 6 5 4 3 2 1 ON_ID_7(15:8) ON_ID_7(15:8) ON_ID_7(15:8) Image: Contract of Contrect of Contract of Contrac	[7:0]			inal network i	dentifier extra	cted from the	header for		
ON_ID_7(15.8) Address: 0xDB Type: R Description: Original network identifier 7 (MSBs) [7:0] ON_ID_7[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#7. T_ID_L8 TS identifier 8 (I 7 6 5 4 3 2 1 Address: 0xDO TS_ID_8[7:0] TS identifier 8 (I SBS) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. TS identifier 8 (I T_ID_H8 TS identifier 8 (I TS identifier 8 (I 7 6 5 4 3 2 1 Address: 0xDO TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. TS identifier 8 (I 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3	D_H7				Origin	al networ	k identifie	er 7 (MSBs	
Address: 0xDB Type: R Description: Original network identifier 7 (MSBs) [7:0] ON_ID_7[15:8]: MSBs priginal network identifier extracted from the header for RELATIVE_TS_ID#7. T_ID_L8 TS identifier 8 (I 7 6 5 4 3 2 1 Address: 0xDC TS_ID_8[7:0] TS identifier 8 (LSBs) TS identifier 8 (LSBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. TS identifier 8 (LSBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. T_ID_H8 TS identifier 8 (LSBs) 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5	7	6	5	4	3	2	1	0	
Type: R Description: Original network identifier 7 (MSBs) [7:0] ON_ID_7[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#7. T_ID_L8 TS identifier 8 (ISB) 7 6 5 4 3 2 1 Address: OxDC TS_ID_8[7:0] TS identifier 8 (ISBs) TS identifier 8 (ISBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. TS identifier 8 (ISBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. T_ID_H8 TS identifier 8 (ISBs) 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 <td></td> <td></td> <td></td> <td>ON_ID_7</td> <td>15:8]</td> <td></td> <td></td> <td></td>				ON_ID_7	15:8]				
Description: Original network identifier 7 (MSBs) [7:0] ON_ID_7[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#7. T_ID_L8 TS identifier 8 (I 7 6 5 4 3 2 1 Address: OxDO TS_ID_8[7:0] TS identifier 8 (LSBs) TS identifier 8 (LSBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. TS identifier 8 (LSBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. TS identifier 8 (LSBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. TS identifier 8 (N 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 0 5 </td <td>ess:</td> <td>0xDB</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	ess:	0xDB							
Description: Original network identifier 7 (MSBs) [7:0] ON_ID_7[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#7. T_ID_L8 TS identifier 8 (I 7 6 5 4 3 2 1 Address: OxDC TS_ID_8[7:0] TS identifier 8 (I SBs) [7:0] TS identifier 8 (LSBs) [7:0] TS identifier 8 (LSBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. T_ID_H8 TS identifier 8 (I 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 7 6 5 4 3	:	R		(7)	•				
[7:0] ON_ID_7[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#7. T_ID_L8 TS identifier 8 (I 7 6 5 4 3 2 1 TS_ID_8[7:0] Address: $0xDC$ Type: R Description: TS identifier 8 (LSBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. T_ID_H8 TS identifier 8 (R 7 6 5 4 3 2 1 TS_ID_8[15:8] Address: $0xDD$ Type: R		Original r	network identi	fier 7 (MSBs)				
RELATIVE_TS_ID#7. T_ID_L8 TS identifier 8 (I 7 6 5 4 3 2 1 Address: 0xDC TS_ID_8[7:0] TS_ID_8[7:0] TS TS TS_ID#7 Address: 0xDC TS Identifier 8 (LSBs) TS Identifier 8 (LSBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. TS Identifier 8 (N 7 6 5 4 3 2 1 TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. TS identifier 8 (N 7 6 5 4 3 2 1 TS_ID_8[15:8] Address: 0xDD Type: R R	•	C C		O	,				
7 6 5 4 3 2 1 TS_ID_8[7:0] TS_ID_8[7:0] TS_ID_8[7:0] TS TS TS Address: 0xDC R R TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. T_ID_H8 TS_identifier 8 (LSBs) TS identifier 8 (LSBs) TS identifier 8 (LSBs) 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 7 8 1 1 1 1	[7:0]			iginal network	identifier exti	racted from the	e header for		
TS_ID_8[7:0] Address: 0xDC Type: R Description: TS identifier 8 (LSBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. T_ID_H8 TS identifier 8 (N 7 6 5 4 3 2 1 TS_ID_8[15:8] Address: OxDD TS_ID_8[15:8])_L8					т	S identifie	er 8 (LSBs	
Address: 0xDC Fype: R Description: TS identifier 8 (LSBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. T_ID_H8 TS identifier 8 (LSBs) 7 6 5 4 3 2 1 7 6 5 4 3 2 1 TS_ID_8[15:8] Address: 0xDD Fype: R	7	6	5			2	1	0	
Description: TS identifier 8 (LSBs) [7:0] TS_ID_8[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. T_ID_H8 TS identifier 8 (N 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 10 5 4 3 2 1 7 0xDD 7 10 10 10 10 10 7 0xDD 7 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 <th10< th=""> 10 <th10< th=""> 10</th10<></th10<>	ess:	0xDC)						
[7:0] TS_ID_8 [7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#8. T_ID_H8 TS identifier 8 (N 7 6 5 4 3 2 1 TS_ID_8[15:8] Address: 0xDD Type: R	:	R							
T_ID_H8 TS identifier 8 (Note: 100, 100, 100, 100, 100, 100, 100, 100	ription:	TS identi	ifier 8 (LSBs)						
7 6 5 4 3 2 1 TS_ID_8[15:8] Address: 0xDD Image: Colspan="4">Colspan="4"Colspan="4">Colspan="4"Colspa=	[7:0]	TS_ID_8[7	[7:0]: LSBs TS i	dentifier extra	cted from the	header for RE	LATIVE_TS_	ID#8.	
TS_ID_8[15:8] Address: 0xDD Type: R	D_H8					Т	S identifie	er 8 (MSBs	
Address: 0xDD Type: R	7	6	5	4	3	2	1	0	
Type: R				TS_ID_8[15:8]				
		0xDD							
	ess:	П							
		п							
	:		ifier 8 (MSBs)						
118/410 Doc ID 8265038 Rev 2	:		ifier 8 (MSBs)						

	[7:0]	TS_ID_8[15:8]: MSBs TS	identifier ext	racted from th	ne header for R	ELATIVE_TS	_ID#8.
O_ID_L8					Origi	nal networ	k identifie	er 8 (LSBs)
7		6	5	4	3	2	1	0
				ON_ID_8	8[7:0]			
Address:		0xDE						
Туре:		R						
Description:		Original	network identi	fier 8 (LSBs)			
	[7:0]		[7:0]: LSBs orig E_TS_ID#8.	inal network i	dentifier extra	cted from the h	neader for	
O_ID_H8					Origir	nal networl	k identifie	r 8 (MSBs)
7		6	5	4	3	2	1	0
				ON_ID_8	[15:8]			
Address:		0xDF						
Туре:		R		(7)	•			
Description:		Original	network identi	fier 8 (MSBs	s)			
	[7:0]		[15:8]: MSBs or E_TS_ID#8.	iginal networl	k identifier ext			- // \
T_ID_L9						T	S identifie	er 9 (LSBs)
7		6	5	4 TS ID 0	3	2	1	0
				TS_ID_9	[7.0]			
Address:		0xE0						
Туре:		R						
Description:		TS ident	ifier 9 (LSBs)					
	[7:0]	TS_ID_9[7:0]: LSBs TS i	dentifier extra	cted from the	header for RE	LATIVE_TS_I	D#9.
T_ID_H9						т	6 identifie	r 9 (MSBs)
7		6	5	4	3	2	1	0
				TS_ID_9	[15:8]			
Address:		0xE1						
Туре:		R						
Description:		TS ident	ifier 9 (MSBs)					



Confidential

[7:0] **TS_ID_9**[15:8]: MSBs TS identifier extracted from the header for RELATIVE_TS_ID#9.

7	6	5	4	3	2	1	0
		-	ON_ID_9				
Address:	0xE2						
Type:	R						
Description:		notwork idon	tifier 9 (LSBs)			
Description.	Onginari)			
[7:0		7:0]: LSBs ori 5_TS_ID#9.	ginal network	identifier extra	cted from the	header for	
O_ID_H9				Origin	al networ	k identifie	r 9 (MSBs)
7	6	5	4	3	2	1	0
			ON_ID_9	[15:8]			
Address:	0xE3						
			()				
	R						
Гуре: Description:	Original r] ON_ID_9 [tifier 9 (MSB		racted from th	e header for	
Type: Description: [7:0	Original r] ON_ID_9 [15:8]: MSBs (O			e header for identifier	10 (LSBs)
Type: Description: [7:0	Original r] ON_ID_9 [15:8]: MSBs (priginal networ	k identifier extr			10 (LSBs) 0
Type: Description: [7:0 T_ID_L10	Original r] ON_ID_9 [RELATIVE	15:8]: MSBs (=_TS_ID#9.	original networ	k identifier extr	тѕ	identifier	
Type: Description: [7:0 T_ID_L10	Original r] ON_ID_9 [RELATIVE	15:8]: MSBs (=_TS_ID#9.	priginal networ	k identifier extr	тѕ	identifier	
Type: Description: [7:0 T_ID_L10 7 Address:	Original r) ON_ID_9[RELATIVE 6	15:8]: MSBs (=_TS_ID#9.	priginal networ	k identifier extr	тѕ	identifier	
Type: Description: [7:0 T_ID_L10 7 Address: Type:	Original r ON_ID_9[RELATIVE 6 0xE4 R	15:8]: MSBs (=_TS_ID#9.	4 TS_ID_1	k identifier extr	тѕ	identifier	
Type: Description: [7:0 T_ID_L10 7 Address: Type: Description:	Original r ON_ID_9[RELATIVE 6 0xE4 R TS identi	15:8]: MSBs (E_TS_ID#9.	4 TS_ID_1	k identifier extr 3 0[7:0]	2 2	identifier	0
Type: Description: [7:0 T_ID_L10 7 Address: Type: Description:	Original r ON_ID_9[RELATIVE 6 0xE4 R TS identi	15:8]: MSBs (E_TS_ID#9.	4 TS_ID_1 S)	k identifier extr 3 0[7:0]	2 2 e header for R	identifier	0 ID#10.
Type: Description: [7:0 T_ID_L10 7 Address: Type: Description: [7:0	Original r ON_ID_9[RELATIVE 6 0xE4 R TS identi	15:8]: MSBs (E_TS_ID#9.	4 TS_ID_1 S)	k identifier extr 3 0[7:0]	2 2 e header for R	identifier	0 ID#10.
Type: Description: [7:0 T_ID_L10 7 Address: Type: Description: [7:0 T_ID_H10	Original r ON_ID_9[RELATIVE 6 0xE4 R TS identi J TS_ID_10	15:8]: MSBs (=_TS_ID#9. 5	4 TS_ID_1 S)	k identifier extra 3 0[7:0]	2 e header for R TS	identifier	0 _ID#10. 10 (MSBs)
Type: Description: [7:0 T_ID_L10 7 Address: Type: Description: [7:0 T_ID_H10	Original r ON_ID_9[RELATIVE 6 0xE4 R TS identi J TS_ID_10	15:8]: MSBs (=_TS_ID#9. 5	4 TS_ID_1 s) S identifier extr	k identifier extra 3 0[7:0]	2 e header for R TS	identifier	0 _ID#10. 10 (MSBs)
Type: [7:0 Description: [7:0 T_ID_L10 7 Address: [7:0 Type: [7:0 Description: [7:0 T_ID_H10 7	Original r ON_ID_9[RELATIVE	15:8]: MSBs (=_TS_ID#9. 5	4 TS_ID_1 s) S identifier extr	k identifier extra 3 0[7:0]	2 e header for R TS	identifier	0 _ID#10. 10 (MSBs)

Doc ID 8265038 Rev 2



Confidential

[7:0)] TS_ID_10	[15:8]: MSBs T	S identifier e	extracted from th	ne header for	RELATIVE_T	S_ID#10.
O_ID_L10				Origina	l network	identifie	r 10 (LSBs)
7	6	5	4	3	2	1	0
			ON_ID_	10[7:0]			
Address:	0xE6						
Туре:	R						
Description:	Original r	network identi	fier 10 (LSE	3s)			
[7:0		0[7:0]: LSBs ori [_TS_ID#10.	ginal networl	k identifier extra	icted from the	header for	
O_ID_H10				Original	l network	identifier	10 (MSBs)
7	6	5	4	3	2	1	0
			ON_ID_1	0[15:8]			
Address:	0xE7						
Туре:	R						
Description:	Original r	network identi	fier 10 (MS	Bs)			
				/			
[7:0)] ON_ID_1(RELATIVE	0[15:8]: MSBs o E_TS_ID#10.	riginal netwo	ork identifier ext	tracted from th	ie header for	
[7:0 T_ID_L11)] ON_ID_1(RELATIVE	D[15:8]: MSBs o _TS_ID#10.	riginal netwo				r 11 (LSBs)
)] ON_ID_1(RELATIVE	D[15:8]: MSBs o _TS_ID#10. 5	riginal netwo				
T_ID_L11	RELATIVE	E_TS_ID#10.		ork identifier ext	TS	identifie	r 11 (LSBs)
T_ID_L11	RELATIVE	E_TS_ID#10.	4	ork identifier ext	TS	identifie	r 11 (LSBs)
T_ID_L11 7	6	E_TS_ID#10.	4	ork identifier ext	TS	identifie	r 11 (LSBs)
T_ID_L11 7 Address:	6 0xE8 R	E_TS_ID#10.	4 TS_ID_1	ork identifier ext	TS	identifie	r 11 (LSBs)
T_ID_L11 7 Address: Type: Description:	6 0xE8 R TS identi	5 fier 11 (LSBs)	4 TS_ID_1	ork identifier ext	2 2	identifie 1	r 11 (LSBs) 0
T_ID_L11 7 Address: Type: Description:	6 0xE8 R TS identi	5 fier 11 (LSBs)	4 TS_ID_1	3 11[7:0]	2 header for RI	identifie	r 11 (LSBs) 0
T_ID_L11 7 Address: Type: Description: [7:0	6 0xE8 R TS identi	5 fier 11 (LSBs)	4 TS_ID_1	3 11[7:0] racted from the	2 header for RI	identifie	r 11 (LSBs) 0
T_ID_L11 7 Address: Type: Description: [7:0 T_ID_H11	6 0xE8 R TS identi 0] TS_ID_11	5 fier 11 (LSBs) [7:0]: LSBs TS	4 TS_ID_1 identifier ext	3 11[7:0] racted from the	2 2 header for RI	identifie	r 11 (LSBs) 0 _ID#11.
T_ID_L11 7 Address: Type: Description: [7:0 T_ID_H11 7	6 0xE8 R TS identi 0] TS_ID_11	5 fier 11 (LSBs) [7:0]: LSBs TS	4 TS_ID_1 identifier ext	3 11[7:0] racted from the	2 2 header for RI	identifie	r 11 (LSBs) 0 _ID#11.



121/410

[7:0] **TS_ID_11**[15:8]: MSBs TS identifier extracted from the header for RELATIVE_TS_ID#11.

Ype: R Description: Original network identifier 11 (LSBs) [7:0] ON_ID_11[7:0]: LSBs original network identifier extracted from the header for RELATIVE_TS_ID#11. DID_HH11 Original network identifier 11 (MSBs) 7 6 5 4 3 2 1 0 Address: OxEB OxEB 2 1 0 0 Ype: R Relative_TS_ID#11. TS identifier 12 (LSBs) T_ID_L12 TS identifier 12 (LSBs) TS identifier 12 (LSBs) 7 6 5 4 3 2 1 0 Ype: R R TS identifier 12 (LSBs) TS identifier 12 (LSBs) 7 6 5 4 3 2 1 0 Ype: R R R R R R R R R Ype: R R R R R R R R R R Ype: R R R R R R R R R R R </th <th></th> <th></th> <th></th> <th></th> <th>Origina</th> <th>al network</th> <th>dentifier</th> <th>11 (LSB</th>					Origina	al network	dentifier	11 (LSB
Address: 0xEA type: R Description: Original network identifier 11 (LSBs) [7:0] ON_ID_11[7:0]: LSBs original network identifier extracted from the header for RELATIVE_TS_ID#11. D_ID_H11 Original network identifier 11 (MSBs) 7 6 5 4 3 2 1 0 OLD_111 Original network identifier 11 (MSBs) 7 6 5 4 3 2 1 0 Address: 0xEB OxID_111[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#11. TS identifier 12 (LSBs) [7:0] ON_ID_11[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#12. T_ID_L12 TS identifier 12 (LSBs) [7:0] TS_ID_12[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. Modress: 0xEC Ype: R Description: TS identifier 12 (MSBs) 7 6 5 4 3 2 1 0 Mddress: 0xED Ype: R 2 0 0 0 0 0 0	7	6	5			2	1	0
Ype: R Description: Original network identifier 11 (LSBs) [7:0] ON_ID_11[7:0]: LSBs original network identifier extracted from the header for RELATIVE_TS_ID#11. D_ID_H11 Original network identifier 11 (MSBs) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 8 0xEB 0xID_11[15:8] MSBs original network identifier extracted from the header for RELATIVE_TS_ID#11 7 6 6 4 3 2 1 0 7 6 6 4 3 2 1 0 7 6 6 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6					11[7:0]			
Description: Original network identifier 11 (LSBs) [7:0] ON_ID_11[7:0]: LSBs original network identifier extracted from the header for RELATIVE_TS_ID#11. O_ID_H11 Original network identifier 11 (MSBs) 7 6 5 4 3 2 0 Address: 0xEB 0xJD_11[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#11. TS identifier 12 (LSBs) 7 6 5 4 3 2 1 0 Address: 0xLD 0xID_11[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#11. TS identifier 12 (LSBs) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 0 5 4 3 2 1 0 7 12 12[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. TS identifier 12 (MSBs) 0 <td>Address:</td> <td>0xEA</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Address:	0xEA						
[7:0] ON ID 11[7:0]: LSBs original network identifier extracted from the header for RELATIVE_TS_ID#11. D_ID_H11 Original network identifier 11 (MSBs) 7 6 5 4 3 2 1 0 ON_ID_11[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#11. F_ID_L12 TS identifier 12 (LSBs) 7 6 5 4 3 2 1 0 TS_ID_12[7:0] XEC Ype: R Description: TS identifier 12 (LSBs) (7:0) TS_DD_12 [7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. T_ID_H12 TS identifier 12 (LSBs) (7:0) TS_DD_12 [7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. T_ID_H12 TS identifier 12 (MSBs) (7:0) TS_DD_12 [7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. T_ID_H12 TS identifier 12 (MSBs) Address: 0xEC Ype: R Description: TS identifier 12 (MSBs)	Туре:							
RELATIVE_TS_ID#11. D_ID_H11 Original network identifier 11 (MSBs) 7 6 5 4 3 2 1 0 Address: 0xEB 0xEB 0xEB 0xEB 0xEB 0xED 0xED Vpe: R 0xED 0xED 7 6 6 4 3 2 1 0 T_ID_L12 TS identifier 12 (LSBs) 7 6 6 4 3 2 1 0 Address: 0xEC 7 6 6 4 3 2 1 0 Ype: R 0xEC 7 5 4 3 2 1 0 Vpe: R 0xEC 7 5 4 3 2 1 0 T_ID_H12 TS identifier 12 (LSBs) 7 6 5 4 3 2 1 0 Moderess: 0xED 7 6 5 4 3 2 1 0	Description:	Original	network iden	tifier 11 (LSE	3s)			
7 6 5 4 3 2 1 0 Null_11168 ON_D_11168 ON_D_11168 0	[7:			riginal networ	k identifier extr	acted from the	e header for	
ON_D_11168 Address: 0xEB Type: R Description: Original network identifier 11 (MSBs) [7:0] ON_D_11[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#11. T_ID_L12 TS identifier 12 (LSBs) 7 6 5 4 3 2 1 0 Address: 0xEC 7 6 5 4 3 2 1 0 Address: 0xEC 7 6 5 4 3 2 1 0 Address: 0xEC 7 6 5 4 3 2 1 0 Ype: R 2 1 0 0 12[7:0]	0_ID_H11				Origina	l network	identifier	11 (MSBs
Address: 0xEB Type: R Description: Original network identifier 11 (MSBs) [7:0] ON_ID_11[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#11. T_ID_L12 TS identifier 12 (LSBs) 7 6 5 4 3 2 1 0 TS_ID_12[7:0] Address: 0xEC Type: R Description: TS identifier 12 (LSBs) [7:0] TS_ID_12[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. T_ID_H12 TS identifier 12 (MSBs) 7 6 5 4 3 2 1 0 0N_ID_12[15:8] Address: 0xED Type: R Description: TS identifier 12 (MSBs)	7	6	5	4	3	2	1	0
Type: R Description: Original network identifier 11 (MSBs) [7:0] ON_ID_11[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#11. T_ID_L12 TS identifier 12 (LSBs) 7 6 5 4 3 2 1 0 Address: OxEC TS_ID_12[7:0] TS identifier 12 (LSBs) [7:0] TS_ID_12[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. T_ID_H12 TS identifier 12 (LSBs) 7 6 5 4 3 2 1 0 7:0] TS_ID_12[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. TS identifier 12 (MSBs) 7 6 5 4 3 2 1 0 7:0] TS_ID_12[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. TS identifier 12 (MSBs) Address: 0xED 0x_ID_12[15:8] 0x_ID_12[15:8] 0x_ID_12[15:8] Address: 0xED 0x_ID_12[15:8] 0x_ID_12[15:8] 0x_ID_12[15:8] 0x_ID_12[15:8]				ON_ID_1	1[15:8]			
Ype: R Description: Original network identifier 11 (MSBs) [7:0] ON_ID_11[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#11. T_ID_L12 TS identifier 12 (LSBs) 7 6 5 4 3 2 1 0 Address: 0xEC 7 6 5 4 3 2 1 0 Address: 0xEC 7 6 5 4 3 2 1 0 Ype: R Description: TS identifier 12 (LSBs) 7 6 5 4 3 2 1 0 TID_H12 TS identifier 12 (LSBs) TS identifier 12 (MSBs) 7 6 5 4 3 2 1 0 TID_H12 TS identifier 12 (MSBs) ON_ID_12[15:8] 2 1 0 0 Waterse: 0xED XED	Address:	0xEB						
Description: Original network identifier 11 (MSBs) [7:0] ON_ID_11[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#11. T_ID_L12 TS identifier 12 (LSBs) Address: 0xE0 Vpe: R Description: TS identifier 12 (LSBs) [7:0] TS_ID_12[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. TS identifier 12 (LSBs) [7:0] TS_ID_12[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. TS identifier 12 (MSBs) Address: 0xED Vpe: R Description: TS identifier 12 (MSBs)	Гуре:			0				
[7:0] ON_ID_11[15:8]: MSBs original network identifier extracted from the header for RELATIVE_TS_ID#11. T_ID_L12 TS identifier 12 (LSBs) Address: 0xEC Ype: R Description: TS identifier 12 (LSBs) [7:0] TS_ID_12[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. T_ID_H12 TS identifier 12 (MSBs) Address: 0xED Ype: R Description: TS identifier 12 (MSBs)			network iden	tifier 11 (MS	Bs)			
RELATIVE_TS_ID#11. TS identifier 12 (LSBs 7 6 5 4 3 2 1 0 Address: $0xE0$ TS_ID_12[7:0] TS identifier 12 (LSBs) Type: R R TS identifier 12 (LSBs) [7:0] TS_ID_12[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. T_ID_H12 TS identifier 12 (MSBs) 7 6 5 4 3 2 1 0 Address: $0xED$ ON_ID_12[15:8] Contifier 12 (MSBs) Contifier 12 (MSBs)		Ũ			,			
7 6 5 4 3 2 1 0 Address: $0xEC$ $TS_ID_12[7:0]$ $TS_ID_12[7:0]$ $TS_ID_12[7:0]$ $TS_ID_12[7:0]$ Address: $TS_ID_12[7:0]$ $TS_ID_12[7:0]$ $TS_ID_12[7:0]$ $TS_ID_12[7:0]$ $TO_ID_12[7:0]$ $TS_ID_12[7:0]$ $TS_ID_12[7:0]$ $TS_ID_12[T:0]$ $TO_ID_12[7:0]$ $TS_ID_12[7:0]$ $TS_ID_12[T:0]$ $TO_ID_12[7:0]$ $TS_ID_12[7:0]$ $TS_ID_12[T:0]$ $TO_ID_12[7:0]$ $TS_ID_12[T:0]$ $TS_ID_12[T:0]$ $TO_ID_12[7:0]$ $TS_ID_12[T:0]$ $TS_ID_12[T:0]$ $TO_ID_12[7:0]$ $TS_ID_12[T:0]$ $TS_ID_12[T:0]$ $TO_ID_12[T:0]$ $TS_ID_12[T:0]$ $TS_ID_12[T:0]$ TS	[7:			original netwo	ork identifier ex	tracted from t	he header for	
TS_ID_12[7:0] Address: $0xEC$ Type: R Description: TS identifier 12 (LSBs) [7:0] TS_ID_12[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. T_ID_H12 TS identifier 12 (MSBs) 7 6 5 4 3 2 1 0 ON_ID_12[15:8] OXED ON_ID_12[15:8] Control of the header for RELATIVE_TS_ID#12. Control of the header for RELATIVE_TS_ID#12. Yope: R R Description: TS identifier 12 (MSBs)	T_ID_L12					тя	6 identifier	- 12 (LSBs
Type: R Description: TS identifier 12 (LSBs) [7:0] TS_ID_12[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. T_ID_H12 TS identifier 12 (MSBs) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 0xED	7	6	5			2	1	
Description: TS identifier 12 (LSBs) [7:0] TS_ID_12[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. T_ID_H12 TS identifier 12 (MSBs) 7 6 5 4 3 2 1 0 ON_ID_12[15:8] Address: 0xED Type: R Description: TS identifier 12 (MSBs)		Ŭ		TS_ID_1	2[7:0]			0
[7:0] TS_ID_12[7:0]: LSBs TS identifier extracted from the header for RELATIVE_TS_ID#12. T_ID_H12 TS identifier 12 (MSBs) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 0N_ID_12[15:8] 0xED 0xED </td <td></td> <td></td> <td>.<u>,</u></td> <td>TS_ID_1</td> <td>[2[7:0]</td> <td></td> <td></td> <td>0</td>			. <u>,</u>	TS_ID_1	[2[7:0]			0
T_ID_H12 TS identifier 12 (MSBs) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 0N_ID_12[15:8] 0xED	Address:	0xEC	5	TS_ID_1	[2[7:0]			0
7 6 5 4 3 2 1 0 ON_ID_12[15:8] ON_ID_12[15:8] ONED Image: Control of the second s	Address: Type:	0xEC R	ifier 12 (LSB		2[7:0]			0
ON_ID_12[15:8] Address: 0xED Type: R Description: TS identifier 12 (MSBs)	Address: Type: Description:	0xEC R TS ident		s)		e header for R	ELATIVE_TS	
Address: 0xED Type: R Description: TS identifier 12 (MSBs)	Address: Type: Description: [7:	0xEC R TS ident		s)				_ID#12.
Type: R Description: TS identifier 12 (MSBs)	Address: Type: Description: [7: []D_H12	0xEC R TS identi 0] TS_ID_12	2[7:0]: LSBs T	s) S identifier ext	racted from the	TS	identifier	_ID#12. 12 (MSB :
Description: TS identifier 12 (MSBs)	Address: Type: Description: [7: T_ID_H12	0xEC R TS identi 0] TS_ID_12	2[7:0]: LSBs T	s) S identifier ext 4	racted from the	TS	identifier	_ID#12. 12 (MSB :
Description: TS identifier 12 (MSBs)	Address: Type: Description: [7: T_ID_H12 7	0xEC R TS identi 0] TS_ID_12	2[7:0]: LSBs T	s) S identifier ext 4	racted from the	TS	identifier	_ID#12. 12 (MSB :
	Address: Type: Description: [7: T_ID_H12 7 Address:	0xEC R TS identi 0] TS_ID_12 6 0xED	2[7:0]: LSBs T	s) S identifier ext 4	racted from the	TS	identifier	_ID#12. 12 (MSB :
22/410 Doc ID 8265038 Rev 2	Address: Type: Description: [7: T_ID_H12 7 Address: Type:	OxEC R TS identi 0) TS_ID_12 6 0xED R	2[7:0]: LSBs T	s) S identifier ext 4 ON_ID_1	racted from the	TS	identifier	_ID#12. 12 (MSB :
22/410 Doc ID 8265038 Rev 2	Address: Type: Description: [7: T_ID_H12	OxEC R TS identi 0) TS_ID_12 6 0xED R	2[7:0]: LSBs T	s) S identifier ext 4 ON_ID_1	racted from the	TS	identifier	_ID#12. 12 (MSB :
	Address: Type: Description: [7: T_ID_H12 7 Address: Type:	OxEC R TS identi 0) TS_ID_12 6 0xED R	2[7:0]: LSBs T	s) S identifier ext 4 ON_ID_1	racted from the	TS	identifier	_ID#12. 12 (MSB :

Confidential

[7:0	TS_ID_12 [1	15:8]: MSBs T	S identifier ex	tracted from t	he header for	RELATIVE_T	rs_ID#12.
0_ID_L12				Origina	al network	identifie	r 12 (LSBs)
7	6	5	4	3	2	1	0
			ON_ID_1	2[7:0]			
Address:	0xEE						
Туре:	R						
Description:	Original ne	etwork identif	ier 12 (LSB	s)			
[7:0] ON_ID_12 [RELATIVE_	7:0]: LSBs orig _TS_ID#12.	ginal network	identifier extra	acted from the	header for	
O_ID_H12				Origina	I network	identifier	[.] 12 (MSBs)
7	6	5	4	3	2	1	0
			ON_ID_12	[15:8]			
Address:	0xEF						
Туре:	R		. (7)				
Description:	Original ne	etwork identif	ier 12 (MSE	Bs)			
[7:0 T_ID_L13	ON_ID_12[RELATIVE_	15:8]: MSBs o _TS_ID#12.	riginal netwo	rk identifier ex			r 13 (LSBs)
	ON_ID_12[RELATIVE_	15:8]: MSBs o _TS_ID#12.	riginal netwo	rk identifier ex 3			
T_ID_L13	RELATIVE_	_TS_ID#12.		3	TS	identifie	r 13 (LSBs)
T_ID_L13	RELATIVE_	_TS_ID#12.	4	3	TS	identifie	r 13 (LSBs)
T_ID_L13 7	6	_TS_ID#12.	4	3	TS	identifie	r 13 (LSBs)
T_ID_L13 7 Address:	6 0xF0 R	_TS_ID#12.	4	3	TS	identifie	r 13 (LSBs)
T_ID_L13 7 Address: Type: Description:	6 0xF0 R TS identifie	_TS_ID#12. 5	4 TS_ID_1	3 3[7:0]	2 2	identifie	r 13 (LSBs) ⁰
T_ID_L13 7 Address: Type: Description:	6 0xF0 R TS identifie	_TS_ID#12.	4 TS_ID_1	3 3[7:0]	2 2	identifie	r 13 (LSBs) ⁰
T_ID_L13 7 Address: Type: Description:	6 0xF0 R TS identifie	_TS_ID#12. 5	4 TS_ID_1	3 3[7:0]	2 2 e header for RI	identifie	r 13 (LSBs) ⁰
T_ID_L13 7 Address: Type: Description: [7:0	6 0xF0 R TS identifie	_TS_ID#12. 5	4 TS_ID_1	3 3[7:0]	2 2 e header for RI	identifie	r 13 (LSBs) 0
T_ID_L13 7 Address: Type: Description: [7:0 T_ID_H13	RELATIVE_ 6 0xF0 R TS identifie] TS_ID_13[7	_TS_ID#12. 5 er 13 (LSBs) 7:0]: LSBs TS i	4 TS_ID_1(3 3[7:0] acted from the	2 e header for RI	identifie	r 13 (LSBs) 0 3_ID#13. 7 13 (MSBs)
T_ID_L13 7 Address: Type: Description: [7:0 T_ID_H13	RELATIVE_ 6 0xF0 R TS identifie] TS_ID_13[7	_TS_ID#12. 5 er 13 (LSBs) 7:0]: LSBs TS i	4 TS_ID_1: identifier extr	3 3[7:0] acted from the	2 e header for RI	identifie	r 13 (LSBs) 0 3_ID#13. 7 13 (MSBs)
T_ID_L13 7 Address: Type: Description: [7:0 T_ID_H13 7 [RELATIVE_ 6 OxF0 R TS identifie] TS_ID_13 [7 6	_TS_ID#12. 5 er 13 (LSBs) 7:0]: LSBs TS i	4 TS_ID_1: identifier extr	3 3[7:0] acted from the	2 e header for RI	identifie	r 13 (LSBs) 0 3_ID#13. 7 13 (MSBs)



[7:0] **TS_ID_13**[15:8]: MSBs TS identifier extracted from the header for RELATIVE_TS_ID#13.

O_ID_L13				Origina	al network		13 (L3D3
7	6	5	4	3	2	1	0
			ON_ID_1	13[7:0]			
Address:	0xF2						
Туре:	R						
Description:	Original	network iden	tifier 13 (LSE	3s)			
[7:		3 [7:0]: LSBs o E_TS_ID#13.	riginal network	< identifier extr	acted from the	header for	
O_ID_H13				Origina	l network	identifier	13 (MSBs
7	6	5	4	3	2	1	0
			ON_ID_1	3[15:8]			
Address:	0xF3						
Туре:	R		(7)				
Description:	Original	network iden	tifier 13 (MSI	Bs)			
-	-						
[7:	0] ON_ID_1 RELATIVI	3 [15:8]: MSBs E_TS_ID#13.	original netwo	ork identifier ex	stracted from t	he header for	
	0] ON_ID_1 RELATIVI	3 [15:8]: MSBs E_TS_ID#13.	original netwo	ork identifier ex			r 14 (LSBs
	0] ON_ID_1 RELATIVI 6	3[15:8]: MSBs E_TS_ID#13.	4	3			
T_ID_L14 7	RELATIV	E_TS_ID#13.		3	тѕ	identifier	r 14 (LSBs
T_ID_L14 7 Address:	6	E_TS_ID#13.	4	3	тѕ	identifier	r 14 (LSBs
T_ID_L14 7 Address: Type:	6 0xF4 R	E_TS_ID#13.	4 1	3	тѕ	identifier	r 14 (LSBs
T_ID_L14 7 Address: Type: Description:	6 0xF4 R TS ident	E_TS_ID#13.	4 1	3 4[7:0]	2 2	identifier	7 14 (LSBs 0
T_ID_L14 7 Address: Type: Description: [7:0	6 0xF4 R TS ident	E_TS_ID#13.	4 TS_ID_1 5)	3 4[7:0]	2 2 e header for R	ELATIVE_TS	7 14 (LSBs 0
T_ID_L14 7 Address: Type: Description: [7:0	6 0xF4 R TS ident	E_TS_ID#13.	4 TS_ID_1 5)	3 4[7:0]	2 2 e header for R	ELATIVE_TS	r 14 (LSBs 0
T_ID_L14 7 Address: Type: Description: [7:4	6 0xF4 R TS ident	E_TS_ID#13.	4 TS_ID_1 S) S identifier ext	3 4[7:0] racted from th	TS 2 e header for R TS	ELATIVE_TS	14 (LSBs 0 _ID#14. 14 (MSBs
T_ID_L14 7 Address: Type: Description: [7:0 T_ID_H14 7	6 0xF4 R TS ident	E_TS_ID#13.	4 TS_ID_1 S) S identifier extr	3 4[7:0] racted from th	TS 2 e header for R TS	ELATIVE_TS	14 (LSBs 0 _ID#14. 14 (MSBs
T_ID_L14 7 Address: Type: Description: [7:0 T_ID_H14 7 Address:	6 0xF4 R TS ident 0] TS_ID_14	E_TS_ID#13.	4 TS_ID_1 S) S identifier extr	3 4[7:0] racted from th	TS 2 e header for R TS	ELATIVE_TS	14 (LSBs 0 _ID#14. 14 (MSBs
T_ID_L14 7 Address: Type: Description: [7: T_ID_H14 7 Address: Type:	6 0xF4 R TS ident 0] TS_ID_14 6 0xF5 R	E_TS_ID#13.	4 TS_ID_1 S) S identifier extr 4 TS_ID_14	3 4[7:0] racted from th	TS 2 e header for R TS	ELATIVE_TS	14 (LSBs 0 _ID#14. 14 (MSBs
T_ID_L14 7 Address: Type: Description: [7:4	6 0xF4 R TS ident 0] TS_ID_14 6 0xF5 R	E_TS_ID#13.	4 TS_ID_1 S) S identifier extr 4 TS_ID_14	3 4[7:0] racted from th	TS 2 e header for R TS	ELATIVE_TS	14 (LSBs 0 _ID#14. 14 (MSBs

[7:0)] TS_ID_1	4 [15:8]: MSBs [·]	TS identifier e	extracted from t	he header for	RELATIVE_	TS_ID#14.
O_ID_L14				Origina	al network	identifie	r 14 (LSBs)
7	6	5	4	3	2	1	0
			ON_ID_	14[7:0]			
Address:	0xF6						
Туре:	R						
Description:	Original	network ident	tifier 14 (LSI	3s)			
[7:0		4 [7:0]: LSBs or E_TS_ID#14.	riginal networ	k identifier extra	acted from the	header for	
O_ID_H14				Origina	I network	identifie	r 14 (MSBs)
7	6	5	4	3	2	1	0
			ON_ID_1	4[15:8]			
Address:	0xF7						
Туре:	R						
Description:	Original	network ident	tifier 14 (MS	Bs)			
[7:0	0] ON_ID_1 RELATIV	4 [15:8]: MSBs E_TS_ID#14.	original netw	ork identifier ex	tracted from t	ne header foi	r
[7:0 T_ID_L15	0] ON_ID_1 RELATIV	4 [15:8]: MSBs E_TS_ID#14.	original netw	ork identifier ex			r 15 (LSBs)
	0] ON_ID_1 RELATIV	4[15:8]: MSBs E_TS_ID#14.	original netwo	ork identifier ex 3			
T_ID_L15	RELATIV	E_TS_ID#14.		3	тѕ	identifie	r 15 (LSBs)
T_ID_L15	RELATIV	E_TS_ID#14.	4	3	тѕ	identifie	r 15 (LSBs)
T_ID_L15 7	6	E_TS_ID#14.	4	3	тѕ	identifie	r 15 (LSBs)
T_ID_L15 7 Address:	6 0xF8 R	E_TS_ID#14.	4 TS_ID	3	тѕ	identifie	r 15 (LSBs)
T_ID_L15 7 Address: Type: Description:	6 0xF8 R TS ident	E_TS_ID#14.	4 TS_ID \$)	3 15[7:0]	2 2	identifie	or 15 (LSBs)
T_ID_L15 7 Address: Type: Description: [7:0	6 0xF8 R TS ident	55	4 TS_ID \$)	3 15[7:0]	2 2 e header for R	identifie 1 ELATIVE_TS	o 0 S_ID#15.
T_ID_L15 7 Address: Type: Description:	6 0xF8 R TS ident	E_TS_ID#14.	4 TS_ID \$)	3 15[7:0]	2 2 e header for R	identifie 1 ELATIVE_TS	or 15 (LSBs)
T_ID_L15 7 Address: Type: Description: [7:0	6 0xF8 R TS ident	E_TS_ID#14.	4 TS_ID_ S) S identifier ext	3 15[7:0] tracted from the	2 2 e header for R	identifie	o 0 S_ID#15.
T_ID_L15 7 Address: Type: Description: [7:0 T_ID_H15	6 0xF8 R TS ident	E_TS_ID#14.	4 TS_ID_: S)	3 15[7:0] tracted from the	2 e header for R TS	identifie	o 0 B_ID#15. r 15 (MSBs)
T_ID_L15 7 Address: Type: Description: [7:0 T_ID_H15	6 0xF8 R TS ident	E_TS_ID#14.	4 TS_ID_ S) S identifier ext	3 15[7:0] tracted from the	2 e header for R TS	identifie	o 0 B_ID#15. r 15 (MSBs)
T_ID_L15 7 Address: Type: Description: [7:0 T_ID_H15 7	6 0xF8 R TS ident 0] TS_ID_1	E_TS_ID#14.	4 TS_ID_ S) S identifier ext	3 15[7:0] tracted from the	2 e header for R TS	identifie	o 0 B_ID#15. r 15 (MSBs)



[7:0] **TS_ID_15**[15:8]: MSBs TS identifier extracted from the header for RELATIVE_TS_ID#15.

O_ID_L15				Origina	al network	identifier	15 (LSBs)
7	6	5	4	3	2	1	0
			ON_ID_	15[7:0]			
Address:	0xFA						
Туре:	R						
Description:	Origina	l network ider	ntifier 15 (LSE	3s)			
[7:		15 [7:0]: LSBs o /E_TS_ID#15.		k identifier extra	acted from the	header for	
O_ID_H15				Origina	l network	identifier	15 (MSBs)
7	6	5	4	3	2	1	0
			ON_ID_1	5[15:8]			
Address:	0xFB						
Туре:	R		(7)				
Description:	Origina	l network ider	ntifier 15 (MS	Bs)			
[7:	0] ON_ID_ RELATIV	15 [15:8]: MS B : /E_TS_ID#15.	s original netwo	ork identifier ex	tracted from t	he header for	
	(کې					



7 BGA footprint

7.1 Ball grid array

The ball grid array (BGA) diagrams give the allocation of pins to the package, shown from the top looking down using the PCB footprint.

Signal names are identified by including 'NOT' if they are active low; otherwise they are active high.

For a complete list of pins arranged alphabetically with their signal names, see *Table 5 on page 132*.

Function	Туре	Key
Transport	SIG	
PIO/peripheral	SIG	
Video	SIG	
Audio	SIG	
System (JTAG, interrupts)	SIG	
Memory (EMI, LMI)	SIG	
Power	VCC/VDD	
Ground	VSS/GND	
No connect	NC	
No ball		

Table 4.Key to BGA diagrams

-)



(U)	
12	
Ξ	
<u> </u>	
U	
$\overline{\mathbf{n}}$	
<u>.</u>	
4	
5	
U.	
()	

_

Downloaded from	Arrow.com.

128/410

Ballout - Top-lei	2	VDD1V2	DGND	PIO14[4]	PIO14[3]	PIO13[6] PI	•	Q	EMIADDR[1] NO	EMIADDR[6]		EMIRDNOTW	EMIADDR[9]	Ξ		EMIADDR[25] EMIDATA[15]	EMIDATA(13) EMIDATA(14) EI
- Top		PIC	Ē	ā	ā	ā	•	ĝ	N N	Ξ	Ξ			Ξ		≥ ⊟	Ξ
Ť	3	PI014[7]	PI012[1]	PI014[6]	PI014[2]	PI013[4]	PI013[5]	NOTEMICSC	NOTEMICSA	EMIADDR[5]	EMIADDR[7]	EMIADDR[8]	EMIADDR[14]	EMIADDR[13]		IIDATA[15]	EMIDATA[6]
eft	4		PI012[2]	PIO12[0]	PI012[3]	PIO14[0]	NOTEMICSB	EMIFLASHCL K	EMIADDR[2]		EMIADDR[4]		EMIADDR[10]	EMIADDR[15]	EMIADDR[24]	EMIADDR[17]	
	5			PI012[5]	PI012[6]	PI013[7]	DGND	DGND		EMIADDR[12]		EMIADDR[18]		EMIADDR[22]	EMIADDR[23]		NOTEMILBA
	9			PI012[7]	PI013[2]	PI012[4]	DGND		NOTEMICSD		EMIADDR[11]		EMIBUSREQ		EMIADDR[20]	NOTEMIBE[1]	
	7		PI013[1]	[£]7019	P106[5]		PI013[3]	DGND		EMITREADYO RWAIT		NOTEMIBE[0]		CKGA_AVDD2 V5 V5	EMIADDR[16]		EMIADDR[19]
	8	PIO7[1]	PI07[2]	PI06[2]		PI06[4]		PIO13[0]	NOTEMIBAA		NOTEMICSE		EMIADDR[21]	CKGA_AVDD2 V5		EMIBUSGNT	
	6			PIO6[3]	[0]70I4		PIO6[0]		PIO6[7]		VDD1V2	DGND	VDD1V2		DGND	DGND	DGND
	10	тск	TMS	TDO		NOTTRST		PIO6[6]		VDD1V2	VDD1V2	DGND	VDD1V2		VDD3V3	VDD3V3	VDD3V3
	1		VDD1V8_2V5	NOTLMICLK[1]	D2V5 D2V5		PIO6[1]		Ē	VDD1V8_2V5	VDD1V8_2V5	LMIPLL_AGN D2V5	VDD1V2	VDD1V2	VDD3V3	VDD3V3	VDD3V3
	12			LMIDATA[21]	LMIDATA[16]	L1]		LMIVREF[1]		VDD1V8_2V5	VDD1V8_2V5	LMIPLL_AGN D1V2	VDD1V2	VDD1V2	VDD3V3	VDD3V3	VDD3V3
	13				LMIDATA[18]	LMIDATA[23]	NOTLMICS[1]	LMICLKEN[1]	NOTLMIRAS			DGND	DGND	DGND	DGND	DGND	DGND
	14		LMIDQSN[2]	LMIDATA[31]	LMIDQS[2]		NOTLMICS[0]		NOTLMICAS	LMIDUMMY[0]	LMIDUMMY[1]	DGND	DGND	DGND			
	15	LMIDATA[26]	LMIDATA[29]	LMIDATA[31]		LMIADDR[0]		LMIADDR[2]		VDD1V8_2V5	VDD1V8_2V5	DGND	DGND	DGND		DGND	DGND
	16			LMIDQSN[3]	LMIDQS[3]		LMIADDR[4]		LMIADDR[6]	VDD1V8_2V5	VDD1V8_2V5	VDD1V2	VDD1V2	DGND		DGND	

Doc ID 8265038 Rev 2



57

g
Ξ.
Ż
Û
σ
ų,
Ċ
0
()

Figure 14. Ballout - Top-right

57

ons)
or obligati
ast page f
py (See I
Do not co
nfidential - Do
classified Co
Information

17 18 19 20 21 22 23 24 25 26 UmbrAndes Key ImbrAndes																	
17 18 19 20 21 22 23 24 25 26 27 28 29 30 ubuxitude ($10, 10, 10, 10, 10, 10, 10, 10, 10, 10, $	32	VDD1V8_2V5	DGND	VDD1V2					PIO16[0]		PI011[5]					PIO4[0]	
17 18 19 20 21 22 23 24 25 27 23 24 uburitation 1000 1000 100 100 </td <td>31</td> <td>LMI_COMP_G ND</td> <td></td> <td>οστ[1]</td> <td>SYSITRQ[3]</td> <td></td> <td></td> <td>PIO16[3]</td> <td>PIO16[1]</td> <td></td> <td>PIO11[6]</td> <td>PI011[2]</td> <td></td> <td></td> <td>PIO5[0]</td> <td>PI04[5]</td> <td></td>	31	LMI_COMP_G ND		οστ[1]	SYSITRQ[3]			PIO16[3]	PIO16[1]		PIO11[6]	PI011[2]			PIO5[0]	PI04[5]	
17 18 19 20 21 22 23 24 25 27 23 24 uburitation 1000 1000 100 100 </td <td>30</td> <td>LMIDATA[4]</td> <td>LMI_COMP_R EF</td> <td>LMIVREF[0]</td> <td>SYSCLKOUT</td> <td>SYSITRQ[0]</td> <td>IWN</td> <td>PI016[4]</td> <td>PI011[7]</td> <td>PI011[3]</td> <td>PI011[4]</td> <td>[7]60I4</td> <td>PI015[7]</td> <td></td> <td>PIO5[5]</td> <td>PIO4[6]</td> <td>PI05[6]</td>	30	LMIDATA[4]	LMI_COMP_R EF	LMIVREF[0]	SYSCLKOUT	SYSITRQ[0]	IWN	PI016[4]	PI011[7]	PI011[3]	PI011[4]	[7]60I4	PI015[7]		PIO5[5]	PIO4[6]	PI05[6]
17 18 19 20 21 22 23 24 25 26 UmbarAndes (Kg) UmbarAndes UmbarAn	29	LMIDATA[6]		LMIDATA[3]		SYSITRQ[1]	TRIGGERIN	PIO16[2]		PI016[7]		PIO16[5]	PIO15[6]	VDD_SENSE	PIO5[1]		PIO5[7]
17 18 19 20 21 22 23 24 25 26 UmbarAndes Keys JubbarAges JubbarA	28		LMIDATA[12]			DGND	SYSCLKINAL		SYSITRQ[2]		DAA_C1A		PIO16[6]	GND_SENSE		PIO3[4]	
17 18 19 20 21 22 23 24 25 25 MUNAVMIS MUNAVMIS </td <td>27</td> <td></td> <td></td> <td>LMIDATAMAS K[1]</td> <td>LMIDATAMAS K[0]</td> <td>LMIDATA[9]</td> <td>DGND</td> <td>WDOGRSTOU T</td> <td></td> <td>NOTRESETIN</td> <td></td> <td>DAA_C2A</td> <td></td> <td>FDMAREQ[1]</td> <td>PIO5[2]</td> <td></td> <td>PI04[7]</td>	27			LMIDATAMAS K[1]	LMIDATAMAS K[0]	LMIDATA[9]	DGND	WDOGRSTOU T		NOTRESETIN		DAA_C2A		FDMAREQ[1]	PIO5[2]		PI04[7]
17 18 19 20 21 23 24 MICATATAS MIDATARAS M	26			LMIDQSN[1]		DGND		LMICLKEN[0]	NOTASEBRK		FDMAREQ[2]		FDMAREQ[0]	PI05[3]		PIO4[4]	
17 18 19 20 21 22 23 LINDATAI25 LINDATAI25 LINDATAI25 LINDATAI25 LINDATAI25 LINDATAI25 23 LINDATAI25 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI26 23 LINDATAI25 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI26 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI28 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 LINDATAI27 L	25		LMIDATA[10]	LMIDATA[8]	LMIDATA[15]		VDD1V8_2V5		NOTLMIWE	TRIGGEROUT		FDMAREQ[3]		VDD3V3	VDD3V3		V DD3V 3
17 18 19 20 21 22 LINDATAIDS LINDATAIDS LINDATAIDS LINDATAIDS LINDATAIDS LINDDATAIDS LINDATAIDS LINDATAIDS LINDATAIDS LINDATAIDS	24	LMIBA[2]	LMIDATA[13]	[0]NSDGIN[0]		DGND		VDD1V8_2V5		VDD3V3	VDD3V3	VDD3V3	VDD3V3		VDD3V3	VDD3V3	VDD3V3
17 18 19 20 21 LMIDATAMAS MIDATAMAS LINCKIO LINCKIO LMIDATAMAS MIDATAZE LINCKIO LINCKIO LMIDATAMAS LINDATAZE LINCKIO LINCKIO LMIDATAMAS LINDATAZE LINCKIO LINCKIO LINDATAMAS LINDATAZE LINDATAZE LINCKIO LINDATAMAS LINDATAZE LINDATAZE LINCKIO LINDDRIN LINDATAZE LINDATAZE LINDATAZE LINDATAZE	23			LMIDATA[2]	LMIDQS[0]		LMIADDR[1]		LMIADDR[10]	VDD3V3	VDD3V3	VDD3V3	VDD3V3		VDD1V2	VDD1V2	VDD1V2
17 18 19 20 21 LMIDATAMAS MIDATAMAS LINCKIO LINCKIO LMIDATAMAS MIDATAZE LINCKIO LINCKIO LMIDATAMAS LINDATAZE LINCKIO LINCKIO LMIDATAMAS LINDATAZE LINCKIO LINCKIO LINDATAMAS LINDATAZE LINDATAZE LINCKIO LINDATAMAS LINDATAZE LINDATAZE LINCKIO LINDDRIN LINDATAZE LINDATAZE LINDATAZE LINDATAZE	22	LMIDATA[5]	LMIDATA[0]	LMIDATA[7]		LMIADDR[3]		LMIADDR[5]		VDD1V8_2V5	VDD1V8_2V5	DGND	DGND	DGND	DGND	DGND	DGND
17 18 19 20 LMIDATAMAS LMIDATA/281 LMIDATA/281 LMIDATA/281 LMIDATAMAS LMIDATA/281 LMIDATA/281 LMIDATA/281 LMIDATAMAS LMIDATA/281 LMIDATA/281 LMIDATA/281 LMIDATAMAS LMIDATA/281 LMIDATA/281 LMIDATA/281 LMIDATAMAS LMIDATA/281 LMIDATA/291 LMIDATA/291 LMIDDRF(1) LMIDATA/222 LMIDATA/292 LMIBATA/291 LMIDDRF(1) LMIDATA/222 LMIBATA/291 DGND LMIDDRF(1) DGND DGND DGND DGND DGND DGND DGND	21		LMICLK[0]	NOTLMICLK[0]	LMIBA[1]		LMIADDR[7]		LMIADDR[9]	VDD1V8_2V5	VDD1V8_2V5	DGND	DGND	DGND	DGND	DGND	DGND
17 LMIDATAMAS LMIDATAMA	20			LMIDATA[20]	LMIDATA[19]	LMIBA[0]		LMIADDR[12]	DGND			VDD1V2	DGND	DGND	DGND	DGND	DGND
17 LMIDATAMAS LMIDATAMA	19				LMIDATA[17]	LMIDATA[22]	DGND	DGND		VDD1V8_2V5	VDD1V8_2V5	VDD1V2	VDD1V2	DGND			
	18		LMIDATA[28]	LMIDATA[27]	LMIDATA[30]		LMIADDR[13]		ODT[0]	VDD1V8_2V5	VDD1V8_2V5	VDD1V2	VDD1V2	DGND		DGND	DGND
	17	LMIDATAMAS K[3]	LMIDATA[25]	LMIDATAMAS K[2]		LMIADDR[8]		LMIADDR[11]		VDD1V8_2V5	VDD1V8_2V5	VDD1V2	VDD1V2	DGND		DGND	
│		A	в	ပ	٥	ш	ш	σ	т	7	¥	-	Σ	z	۵.	æ	F

Doc ID 8265038 Rev 2

STi7197

a
÷
C
Ū
σ
÷
0
Ŭ

BGA footprint

16		DGND		DGND	DGND	A1_GND2V 5	GNDSATA	SATAVSS		PIO10[2]		PIO10[1]		AUDA_LEFTO UTN	AUDA_RIGHT OUTN	AUDA_RIGHT OUTP
15	DGND	DGND		DGND	DGND	ANA1_GND2V ANA1_GND2V		PIO10[0]	PIO10[3]		PIO10[6]		[0]6014	PIO9[5] AU	PIO9[1] AU	AU
14				DGND	DGND	VDD1V2 AN	CKGC_AVDD2 ANA1_VDD2V V5 5	ANA1_VDD2V 5		PIO10[4]	PIO11[1]	PIO8[6]	PI08[7]			
13	DGND	DGND	DGND	DGND	DGND	VDD1V2	0	X	PIO10[7]	PIO8[4]		PI07[5]	PIO7[4]	PIO8[5]		
12	VDD3V3	VDD3V3	VDD1V2	VDD1V2	VDD3V3	VDD3V3	VDD1V2	VDD1V2	PI08[3]		[9]60Id		PI07[6]	[2]60Id	PI08[2]	
ŧ	VDD3V3	VDD3V3	VDD1V2	VDD1V2	VDD3V3	VDD3V3	VDD1V2	VDD1V2		PI09[3]		PI09[4]		PIO8[1]	[1]70I9	PIO8[0]
10	VDD3V3	VDD3V3	VDD3V3		DGND	DGND	DGND	DGND	SCL		SDA		VDD3V3_297J	VDD3V3_297J		
6	DGND	DGND	DGND		DGND	DGND	VDD3V3_297J	VDD3V3_297J		CK_TEST		AUX_CLK			AGC2	AGC1
8	NANDWAIT		EMIDATA[5]	VDD3V3		PIO15[4]		ратаз	NOT_RESET		DGND			\XTAL	XTAL_0	
2		EMIDATA[8]		VDD3V3	PIO15[5]		DATA1		DATA6	DGND		DGND	DGND	SDAT		
9	EMIDATA[2]		EMIDATA[0]	VDD3V3		DATA0		DATA4		DGND	DGND	DGND	DGND	SCLT		
5		EMIDATA[7]		VDD3V3	PIO15[2]		DATA2		DATAS		DGND	DGND		REFM	đ	
4	EMIDATA[11]		PI015[3]	VDD3V3	PI015[1]	VDD3V3_297J		ERROR		TEST[3]	TEST[4]	F		TEST_MODE	IREF	WNI
3	EMIDATA[4]	EMIDATA[3]	EMIDATA[9]		PIO15[0]	VDD3V3_297J	DATA7	D_NOT_P		TEST[5]	госк	TEST[2]		VDD1V8_297J		REFP
		EMIDATA[1]	EMIDATA[10]			VDD3V3_297.J VDD3V3_297.J VDD3V3_297.J	CLK_OUT		TEST[1]	TEST[0]				VDD1V8_297J		
		EMIDATA[12]					STR_OUT		VDD1V8_297J					VDD1V8_297J VDD1V8_297J VDD1V8_297J TEST_MODE		DGND
20	>	>	>	>	AA	AB	AC	AD	AE	AF	AG	АН	R	AK	AL	AM



$\boldsymbol{\omega}$

Φ
σ
ч —
0
Ň

_

Downloaded from	Arrow.com.

	32	PIO3[7]					PIO2[5]		PI03[2]					DA0_GOUT	DA0_BOUT		DA0_VCCA 2	
	31	P103[6]	PIO5[4]			PIO2[2]	PI02[7]		PI01[3]	PI03[0]			viba1_vcca 1		VIDA0_GNDA <mark>VIDA0_MASS</mark> VIDA0_BOUT S		VIDA0_VCCA VIDA0_VCCA	
	30	P103[5]	PI04[2]		P102[6]	PI02[1]	PIO1[1]	PI01[7]	PIO1[0]	PI03[3]	VIDA1_CVOU T						TMDSTX2P	
	29		PIO4[3]	PIO1[4]	PIO2[4]	PIO2[0]		PIO1[5]		PI03[1]			VIDA1_GNDA 2	VIDA0_GNDA VIDA0_GNDA 2	TMDSTX1N	TMDSTX1P		
	28	PIO4[1]		PIO1[6]	PI02[3]		PI00[1]		PI00[7]			VIDA1_MASS QUIET	DGND	TMDSTXON	TMDSTX0P			
	27		PI00[3]	CKGB1_AVDD 2V5		[0]0OI4		P100[2]		P100[4]		VIDA1_GNDA S	DGND	TMDSTXCN	TMDSTXCP			
	26	VDD2V5		CKGB0_AVDD 2V5 2V5			P100[5]		PI01[2]		VIDA1_GNDA 1	DGND		DGND	HDMI_CEC	TMDSREF		
	25		MEM_AVDD2 V5		HDMIPLL_AV DD2V5	ANA2_GNDE2 V5		PIO0[6]		HDMIPLL_AG ND1V2	DGND		DGND		DGND	USB1DP	USB1DM	
	24	VDD1V2	VDD1V2	ANA2_VDDE2 V5		VDD1V2	VDD1V2	HDMIPLL_AV DD1V2	HDMIPLL_AG ND2V5	DGND		DGND		DGND	(1) REXT			
	23	VDD1V2	VDD1V2	ANA2_VDDE2 ANA2_VDDE2 V5 V5		VDD1V2	VDD1V2	HDML_VDD1V 2	HDML_GND3V 3		DGND		USB2DM		DGND	SYSCLKIN	SYSCLKOSC	
	22	DGND	DGND	DGND	DGND	DGND	TMDS_GND	TMDS_VDD1V TMDS_VDD1V HDMI_VDD1V HDMIPLL_AV	TMDS_VDD1V TMDS_VDD1V HDML_AG	HDMI_VDD3V 3		USB2DP		DGND	SATAVDD_PL L	SATAREF		
	21	DGND	DGND	DGND	DGND	DGND	TMDS_GND	TMDS_VDD1V 2	TMDS_VDD1V 2		USB_GND2V5		SATAVDD2_P LL	SATATXP0	SATATXNO			
-right	20	DGND	DGND	DGND	DGND	DGND	TMDS_GND			USB_GND1V2	USB2VDDB3V 3	USB_VDD2V5	USB_VDD2V5 SATAVDD2_P	SATAVDDT				e USBREF.
Ballout- Bottom-right	19				DGND	VDD1V2	VDD1V2	USB_VDD1V2	USB_GND1V2	USB_GND1V2 USB_GND1V2		USB1 VDDB3V 3		DGND	SATARXNO	SATARXPO		SB reference
Ballout-	18	DGND	DGND		DGND	VDD1V2	VDD1V2	USB_VDD1V2 USB_VDD1V2	USB_VDD1V2		SATAVDDR		DGND		AUDA_IREF	AUDA_GNDA S	AUDA_VBGO UT	24) is the U
Figure 16.	17		DGND		DGND	VDD1V2	VDD1V2	SATAVSS_PL L	SATAVSS	PIO10[5]		PIO11[0]		DGND	AUDA_LEFTO UTP			⁽¹⁾ REXT (on AK24) is the USB reference USBREF.
Figu		D	>	N	`	АА	AB	AC	AD	AE	AF	AG	АН	P	AK	AL	AM	⁽¹⁾ RE
5	7							D	oc ID a	82650	38 Re	v 2						

8 Connections

This chapter contains detail of pins, pad reset conditions, alternative functions and connection diagrams, listed in the following functional groups:

- power supplies (analog and digital) on page 153
- system on page 164
- JTAG on page 164
- transport interface on *page 165*
- display analog output interface on page 167
- HDMI interface on page 168
- audio digital interface on page 168
- audio analog interface on page 169
- SATA interface on *page 169*
- FDMA interface on page 170
- programmable I/O (PIO) on page 170
- external memory interface (EMI) on page 175
- local memory interface on page 177
- front-end interface on page 180
- front-end transport stream output on page 182
- Ethernet on *page 182*
- USB 2.0 interface on page 184
- peripherals:
 - DAA interface on page 184
 - asynchronous serial controller (ASC) on page 184
 - infrared transmitter/receiver on page 185
 - modem analog front-end interface on page 185
 - PWM on page 186
 - Smartcard on page 186
 - synchronous serial controller (SSC) on page 187
- pad reset conditions on page 189

8.1 Ball list sorted by ball number

iadie 5. Baillis	Table 5. Ball	list
------------------	---------------	------

Ball number	Ball name
A1	VDD1V2
A2	VDD1V2
A3	PIO14[7]
A8	PIO7[1]
A10	ТСК



Downloaded from Arrow.com.

Confidential

Table 5. Ball list (continued)						
Ball number	Ball name					
A15	LMIDATA[26]					
A17	LMIDATAMASK[3]					
A22	LMIDATA[5]					
A24	LMIBA[2]					
A29	LMIDATA[6]					
A30	LMIDATA[4]					
A31	LMI_COMP_GND					
A32	VDD1V8_2V5					
B1	DGND					
B2	DGND					
B3	PIO12[1]					
B4	PIO12[2]					
B7	PIO13[1]					
B8	PIO7[2]					
B10	TMS					
B11	VDD1V8_2V5					
B14	LMIDQSN[2]					
B15	LMIDATA[29]					
B17	LMIDATA[25]					
B18	LMIDATA[28]					
B21	LMICLK[0]					
B22	LMIDATA[0]					
B24	LMIDATA[13]					
B25	LMIDATA[10]					
B28	LMIDATA[12]					
B29	LMIDATA[1]					
B30	LMI_COMP_REF					
B31	DGND					
B32	DGND					
C1	PIO14[5]					
C2	PIO14[4]					
C3	PIO14[6]					
C4	PIO12[0]					
C5	PIO12[5]					
C6	PIO12[7]					

 Table 5.
 Ball list (continued)

57

Doc ID 8265038 Rev 2

133/410

Table 5. Ball list (continued)						
Ball number	Ball name					
C7	PIO7[3]					
C8	PIO6[2]					
C9	PIO6[3]					
C10	TDO					
C11	NOTLMICLK[1]					
C12	LMIDATA[21]					
C14	LMIDATA[31]					
C15	LMIDATA[24]					
C16	LMIDQSN[3]					
C17	LMIDATAMASK[2]					
C18	LMIDATA[27]					
C20	LMIDATA[20]					
C21	NOTLMICLK[0]					
C22	LMIDATA[7]					
C23	LMIDATA[2]					
C24	LMIDQSN[0]					
C25	LMIDATA[8]					
C26	LMIDQSN[1]					
C27	LMIDATAMASK[1]					
C28	LMIDATA[11]					
C29	LMIDATA[3]					
C30	LMIVREF[0]					
C31	ODT[1]					
C32	VDD1V2					
D1	PIO14[1]					
D2	PIO14[3]					
D3	PIO14[2]					
D4	PIO12[3]					
D5	PIO12[6]					
D6	PIO13[2]					
D7	PIO6[5]					
D9	PIO7[0]					
D11	LMIPLL_AVDD2V5					
D12	LMIDATA[16]					
D13	LMIDATA[18]					

Table 5. Ball list (continued)

134/410

Doc ID 8265038 Rev 2



Table 5. Ball list (co	pntinued)
Ball number	Ball name
D14	LMIDQS[2]
D16	LMIDQS[3]
D18	LMIDATA[30]
D19	LMIDATA[17]
D20	LMIDATA[19]
D21	LMIBA[1]
D23	LMIDQS[0]
D25	LMIDATA[15]
D26	LMIDQS[1]
D27	LMIDATAMASK[0]
D28	LMIDATA[14]
D29	NC
D30	SYSCLKOUT
D31	SYSITRQ[3]
E2	PIO13[6]
E3	PIO13[4]
E4	PIO14[0]
E5	PIO13[7]
E6	PIQ12[4]
E8	PIO6[4]
E10	NOTTRST
E12	LMICLK[1]
E13	LMIDATA[23]
E15	LMIADDR[0]
E17	LMIADDR[8]
E19	LMIDATA[22]
E20	LMIBA[0]
E22	LMIADDR[3]
E24	DGND
E26	DGND
E27	LMIDATA[9]
E28	DGND
E29	SYSITRQ[1]
E30	SYSITRQ[0]
F3	PIO13[5]

Table 5. Ball list (continued)



Table 5. Ball list (continued)	
Ball number	Ball name
F4	NOTEMICSB
F5	DGND
F6	DGND
F7	PIO13[3]
F9	PIO6[0]
F11	PIO6[1]
F13	NOTLMICS[1]
F14	NOTLMICS[0]
F16	LMIADDR[4]
F18	LMIADDR[13]
F19	DGND
F21	LMIADDR[7]
F23	LMIADDR[1]
F25	VDD1V8_2V5
F27	DGND
F28	SYSCLKINALT
F29	TRIGGERIN
F30	NMI
G3	NOTEMICSC
G4	EMIFLASHCLK
G5	DGND
G7	DGND
G8	PIO13[0]
G10	PIO6[6]
G12	LMIVREF[1]
G13	LMICLKEN[1]
G15	LMIADDR[2]
G17	LMIADDR[11]
G19	DGND
G20	LMIADDR[12]
G22	LMIADDR[5]
G24	VDD1V8_2V5
G26	LMICLKEN[0]
G27	WDOGRSTOUT
G29	PIO16[2]

Table 5. Ball list (continued)

Doc ID 8265038 Rev 2

57

Downloaded from Arrow.com.

Confidential

Table 5. Ball list (continued)	
Ball number	Ball name
G30	PIO16[4]
G31	PIO16[3]
H2	EMIADDR[1]
НЗ	NOTEMICSA
H4	EMIADDR[2]
H6	NOTEMICSD
H8	NOTEMIBAA
Н9	PIO6[7]
H11	ТОІ
H13	NOTLMIRAS
H14	NOTLMICAS
H16	LMIADDR[6]
H18	ODT[0]
H20	DGND
H21	LMIADDR[9]
H23	LMIADDR[10]
H25	NOTLMIWE
H26	NOTASEBRK
H28	SYSITRQ[2]
H30	PIO11[7]
H31	PIO16[1]
H32	PIO16[0]
J1	EMIADDR[3]
J2	EMIADDR[6]
J3	EMIADDR[5]
J5	EMIADDR[12]
J7	EMITREADYORWAIT
J9	NC
J10	VDD1V2
J11	VDD1V8_2V5
J12	VDD1V8_2V5
J14	LMIDUMMY[0]
J15	VDD1V8_2V5
J16	VDD1V8_2V5
J17	VDD1V8_2V5

 Table 5.
 Ball list (continued)



J18 J19 J21 J22 J23 J24 J25 J27

J29 J30 K3 K4 K6 K8

K9 K10 K11 K12 K14 K15 K16 K17 K18 K19 K21 K22 K23 K24 K26 K28 K30 K31 K32 L1

Ball number	Ball name
	VDD1V8_2V5
	VDD1V8_2V5
	VDD1V8_2V5
	VDD1V8_2V5
	VDD3V3
	VDD3V3
	TRIGGEROUT
	NOTRESETIN
	PIO16[7]
	PIO11[3]
	EMIADDR[7]
	EMIADDR[4]
	EMIADDR[11]
	NOTEMICSE
	VDD1V2
	VDD1V2
	VDD1V8_2V5
	VDD1V8_2V5
	LMIDUMMY[1]
	VDD1V8_2V5
	VDD3V3
	VDD3V3
	FDMAREQ[2]
	DAA_C1A
	PIO11[4]
	PIO11[6]
	PIO11[5]
	NOTEMIOE

138/410

L2

Doc ID 8265038 Rev 2

EMIRDNOTWR



Table 5. Ball list (continued)	
Ball number	Ball name
L3	EMIADDR[8]
L5	EMIADDR[18]
L7	NOTEMIBE[0]
L9	DGND
L10	DGND
L11	LMIPLL_AGND2V5
L12	LMIPLL_AGND1V2
L13	DGND
L14	DGND
L15	DGND
L16	VDD1V2
L17	VDD1V2
L18	VDD1V2
L19	VDD1V2
L20	VDD1V2
L21	DGND
L22	DGND
L23	VDD3V3
L24	VDD3V3
L25	FDMAREQ[3]
L27	DAA_C2A
L29	PIO16[5]
L30	PIO9[7]
L31	PIO11[2]
M2	EMIADDR[9]
МЗ	EMIADDR[14]
M4	EMIADDR[10]
M6	EMIBUSREQ
M8	EMIADDR[21]
M9	VDD1V2
M10	VDD1V2
M11	VDD1V2
M12	VDD1V2
M13	DGND
M14	DGND



Ball number	Ball name
M15	DGND
M16	VDD1V2
M17	VDD1V2
M18	VDD1V2
M19	VDD1V2
M20	DGND
M21	DGND
M22	DGND
M23	VDD3V3
M24	VDD3V3
M26	FDMAREQ[0]
M28	PIO16[6]
M29	PIO15[6]
M30	PIO15[7]
N3	EMIADDR[13]
N4	EMIADDR[15]
N5	EMIADDR[22]
N7	CKGA_AVDD2V5
N8	CKGA_AVDD2V5
N11	VDD1V2
N12	VDD1V2
N13	DGND
N14	DGND
N15	DGND
N16	DGND
N17	DGND
N18	DGND
N19	DGND
N20	DGND
N21	DGND
N22	DGND
N25	VDD3V3
N26	PIO5[3]
N27	FDMAREQ[1]
N28	GND_SENSE

140/410

Doc ID 8265038 Rev 2

Downloaded from Arrow.com.



Table 5. Ball list (continued)	
Ball number	Ball name
N29	VDD_SENSE
P4	EMIADDR[24]
P5	EMIADDR[23]
P6	EMIADDR[20]
P7	EMIADDR[16]
Р9	DGND
P10	VDD3V3
P11	VDD3V3
P12	VDD3V3
P13	DGND
P20	DGND
P21	DGND
P22	DGND
P23	VDD1V2
P24	VDD3V3
P25	VDD3V3
P27	PIQ5[2]
P29	PIQ5[1]
P30	PIO5[5]
P31	PIO5[0]
R2	EMIADDR[25]
R3	EMIDATA[15]
R4	EMIADDR[17]
R6	NOTEMIBE[1]
R8	EMIBUSGNT
R9	DGND
R10	VDD3V3
R11	VDD3V3
R12	VDD3V3
R13	DGND
R15	DGND
R16	DGND
R17	DGND
R18	DGND
R20	DGND

 Table 5.
 Ball list (continued)



Ball number	Ball name
R21	DGND
R22	DGND
R23	VDD1V2
R24	VDD3V3
R26	PIO4[4]
R28	PIO3[4]
R30	PIO4[6]
R31	PIO4[5]
R32	PIO4[0]
T1	EMIDATA[13]
T2	EMIDATA[14]
ТЗ	EMIDATA[6]
Т5	NOTEMILBA
Т7	EMIADDR[19]
Т9	DGND
T10	VDD3V3
T11	VDD3V3
T12	VDD3V3
T13	DGND
T15	DGND
T18	DGND
T20	DGND
T21	DGND
T22	DGND
Т23	VDD1V2
T24	VDD3V3
T25	VDD3V3
T27	PIO4[7]
Т29	PIO5[7]
Т30	PIO5[6]
U3	EMIDATA[4]
U4	EMIDATA[11]
U6	EMIDATA[2]
U8	NANDWAIT
U9	DGND

142/410

Doc ID 8265038 Rev 2



Table 5. Ball list (continued)	
Ball number	Ball name
U10	VDD3V3
U11	VDD3V3
U12	VDD3V3
U13	DGND
U15	DGND
U18	DGND
U20	DGND
U21	DGND
U22	DGND
U23	VDD1V2
U24	VDD1V2
U26	VDD2V5
U28	PIO4[1]
U30	PIO3[5]
U31	PIO3[6]
U32	PIO3[7]
V1	EMIDATA[12]
V2	EMIDATA[1]
V3	EMIDATA[3]
V5	EMIDATA[7]
V7	EMIDATA[8]
V9	DGND
V10	VDD3V3
V11	VDD3V3
V12	VDD3V3
V13	DGND
V15	DGND
V16	DGND
V17	DGND
V18	DGND
V20	DGND
V21	DGND
V22	DGND
V23	VDD1V2
V24	VDD1V2

 Table 5.
 Ball list (continued)





V25 V27 V29 V30 V31 W2 W3 W3

W6 W8 W9 W10 W11 W12

W13 W20 W21 W22 W23 W24 W26 W27 W28 W29 Y4 Y5 Y6 Y7 Y8 Y11 Y12 Y13

Ball number	Ball name
	MEM_AVDD2V5
	PIO0[3]
	PIO4[3]
	PIO4[2]
	PIO5[4]
	EMIDATA[10]
	EMIDATA[9]
	PIO15[3]
	EMIDATA[0]
	EMIDATA[5]
	DGND
	VDD3V3
	VDD1V2
	VDD1V2
	DGND
	DGND
	DGND
	DGND
	ANA2_VDDE2V5
	ANA2_VDDE2V5
	CKGB0_AVDD2V5
	CKGB1_AVDD2V5
	PIO1[6]
	PIO1[4]
	VDD3V3
	VDD1V2
	VDD1V2

Table 5.Ball list (continued)

Confidential

Y14

Y15

Y16

DGND

DGND

DGND

DGND

STi7197

57

Y18 C Y19 C Y20 C Y21 C	Ball name DGND DGND DGND DGND DGND DGND DGND DGND
Y18 C Y19 C Y20 C Y21 C	DGND DGND DGND DGND DGND DGND
Y19 C Y20 C Y21 C	DGND DGND DGND DGND
Y20 [Y21 [DGND DGND DGND
Y21 [DGND DGND
	DGND
Y22 [
Y25 H	HDMIPLL_AVDD2V5
Y26	VC
Y28 F	PIO2[3]
Y29 F	PIO2[4]
Y30 F	PIO2[6]
AA3 F	PIO15[0]
AA4 F	PIO15[1]
AA5 F	PIO15[2]
AA7 F	PIO15[5]
AA9 E	DGND
AA10	DGND
AA11	/DD3V3
AA12	/DD3V3
AA13	DGND
AA14	DGND
AA15 [DGND
AA16 [DGND
AA17	/DD1V2
AA18 \	/DD1V2
AA19 \	/DD1V2
AA20 [DGND
AA21 [DGND
AA22 [DGND
AA23 \	/DD1V2
AA24 \	/DD1V2
AA25 /	ANA2_GNDE2V5
AA27 F	PIO0[0]
AA29 F	PIO2[0]
AA30 F	PIO2[1]

Table 5. Ball list (continued)



able 5. Ball list (continued)			
Ball number Ball name			
PIO2[2]			
VDD3V3_297J			
VDD3V3_297J			
VDD3V3_297J			
DATAO			
PIO15[4]			
DGND			
DGND			
VDD3V3			
VDD3V3			
VDD1V2			
VDD1V2			
ANA1_GND2V5			
ANA1_GND2V5			
VDD1V2			
VDD1V2			
VDD1V2			
TMDS_GND			
TMDS_GND			
TMDS_GND			
VDD1V2			
VDD1V2			
PIO0[5]			
PIO0[1]			
PIO1[1]			
PIO2[7]			
PIO2[5]			
STR_OUT			
CLK_OUT			
DATA7			
DATA2			
DATA1			
VDD3V3_297J			
DGND			
VDD1V2			

Table 5. Ball list (continued)

146/410

Doc ID 8265038 Rev 2



Ball numberBall nameAC12VDD1V2AC14CKGC_AVDD2V5AC15ANA1_VDD2V5AC16GNDSATAAC17SATAVSS_PLLAC18USB_VDD1V2AC19USB_VDD1V2AC21TMDS_VDD1V2AC22TMDS_VDD1V2AC23HDMI_VDD1V2AC24HDMIPLL_AVDD1V2AC25PIO0[6]AC27PIO0[2]AC29PIO1[5]AC30D_NOT_PAD4ERBORAD5DATA3AD9VDD3V3_297JAD10DGNDAD11VDD1V2AD14SATAVSSAD15PIO10[0]AD14SATAVSSAD17SATAVSSAD18USB_VDD1V2AD19VDD3V3_207JAD10DANDAD11VDD1V2AD14SATAVSSAD15PIO10[0]AD16SATAVSSAD17SATAVSSAD18USB_VDD1V2AD19USB_VDD1V2AD24HDM_GND3V3AD25HDM_GND3V3AD24HOM_FLL_AGND2VSAD25FIOSAD26PIO12AD27HDM_GND3V3AD28PIO12AD29FIOSAD24HOM_FLL_AGND2VSAD25FIOSAD26PIO12AD27FIOSAD28HOM_GND3V3AD29FIOSAD29FIOSAD20FIOSAD20FIOSAD20<	Table 5. Ball list (continued)			
AC14 CKGC_AVDD2V5 AC15 ANA1_VDD2V5 AC16 GNDSATA AC17 SATAVSS_PLL AC18 USB_VDD1V2 AC19 USB_VDD1V2 AC21 TMDS_VDD1V2 AC22 TMDS_VDD1V2 AC23 HDMI_VDD1V2 AC24 HDMIPLL_AVDD1V2 AC25 PIO0[6] AC27 PIO0[2] AC29 PIO1[7] AD3 D_NOT_P AD4 ERBOR AD5 DATA4 AD8 DATA3 AD9 VDD3V3_297J AD10 DGND AD11 VDD1V2 AD14 ERBOR AD14 ANA1_VDD2V5 AD10 DGND AD11 VDD1V2 AD14 ANA1_VDD2V5 AD15 PIC10[0] AD14 ANA1_VDD2V5 AD15 PIC10[0] AD14 ANA1_VDD2V5 AD15 PIC10[0] AD	Ball number	Ball name		
AC15 ANA1_VDD2V5 AC16 GNDSATA AC17 SATAVSS_PLL AC18 USB_VDD1V2 AC19 USB_VDD1V2 AC21 TMDS_VDD1V2 AC22 TMDS_VDD1V2 AC23 HDMI_VDD1V2 AC24 HDMIPLL_AVDD1V2 AC25 PIO0[6] AC27 PIO0[2] AC29 PIO1[5] AC30 PIO1[7] AD3 D_NOT_P AD4 ERBOR AD6 DATA4 AD8 DATA3 AD9 VDD3V3_297J AD10 DGND AD11 VDD1V2 AD14 ERBOR AD15 PIO10[0] AD14 ANA1_VDD2V5 AD15 PIO10[0] AD14 ANA1_VDD2V5 AD15 PIO10[0] AD14 ANA1_VDD2V5 AD15 PIO10[0] AD16 SATAVSS AD17 SATAVSS AD18 </td <td>AC12</td> <td>VDD1V2</td>	AC12	VDD1V2		
AC16 GNDSATA AC17 SATAVSS_PLL AC18 USB_VDD1V2 AC19 USB_VDD1V2 AC21 TMDS_VDD1V2 AC22 TMDS_VDD1V2 AC23 HDMI_VDD1V2 AC24 HDMI_VDD1V2 AC25 PIO0[6] AC27 PIO0[2] AC29 PIO1[5] AC30 PIO1[7] AD3 D_NOT_P AD4 ERBOR AD5 DATA4 AD8 DATA3 AD9 VDD3V3_297J AD10 DGND AD11 VDD1V2 AD12 VDD1V2 AD14 SATAYSS AD15 PIO1[0] AD14 ANA1_VDD2V5 AD15 PIO10[0] AD16 SATAYSS AD17 SATAYSS AD18 USB_VDD1V2 AD19 USB_OD1V2 AD19 USB_GND1V2 AD24 HDMI_GND3V3 AD24	AC14	CKGC_AVDD2V5		
AC17 SATAVSS_PLL AC18 USB_VDD1V2 AC19 USB_VDD1V2 AC21 TMDS_VDD1V2 AC22 TMDS_VDD1V2 AC23 HDML_VDD1V2 AC24 HDMI_VDD1V2 AC25 PIO0[6] AC27 PIO0[2] AC29 PIO1[5] AC30 PIO1[7] AD3 D_NOT_P AD4 ERBOR AD5 DATA4 AD8 DATA3 AD9 VDD3V3_297J AD10 DGND AD11 VDD1V2 AD12 VDD1V2 AD14 ANA1_VDD2V5 AD15 PIO1[0] AD16 SATAVSS AD17 SATAVSS AD18 USB_VDD1V2 AD19 USB_VD1V2 AD14 ANA1_VDD2V5 AD15 PIO10[0] AD16 SATAVSS AD17 SATAVSS AD18 USB_VDD1V2 AD21	AC15	ANA1_VDD2V5		
AC18 USB_VDD1V2 AC19 USB_VDD1V2 AC21 TMDS_VDD1V2 AC22 TMDS_VDD1V2 AC23 HDMI_VDD1V2 AC24 HDMIPLL_AVDD1V2 AC25 PIO0[6] AC27 PIO0[2] AC29 PIO1[5] AC30 PIO1[7] AD3 D_NOT_P AD4 ERBOR AD5 DATA3 AD9 VDD3V3_297J AD10 DGND AD11 VDD1V2 AD12 VDD1V2 AD14 SATAVSS AD15 PIO1[0] AD14 ANA1_VDD2V5 AD15 PIO1[0] AD14 ANA1_VDD2V5 AD15 PIO1[0] AD16 SATAVSS AD17 SATAVSS AD18 USB_VDD1V2 AD19 USB_VDD1V2 AD19 USB_VDD1V2 AD22 TMDS_VDD1V2 AD23 HDMI_GND3V3 A	AC16	GNDSATA		
AC19 USB_VDD1V2 AC21 TMDS_VDD1V2 AC22 TMDS_VDD1V2 AC23 HDMI_VDD1V2 AC24 HDMIPLL_AVDD1V2 AC25 PIO0[6] AC27 PIO0[2] AC29 PIO1[5] AC30 PIO1[7] AD3 D_NOT_P AD4 FROP AD5 DATA3 AD9 VDD3V3_297J AD10 DGND AD11 VDD1V2 AD12 VDD1V2 AD14 SATAVSS AD15 PIO1[0] AD14 SATAVSS AD15 VDD1V2 AD14 SATAVSS AD15 PIO1[0] AD14 ANA1_VDD2V5 AD15 PIO1[0] AD16 SATAVSS AD17 SATAVSS AD18 USB_VDD1V2 AD19 USB_GND1V2 AD19 USB_GND1V2 AD22 TMDS_VDD1V2 AD23	AC17	SATAVSS_PLL		
AC21 TMDS_VDD1V2 AC22 TMDS_VDD1V2 AC23 HDMI_VDD1V2 AC24 HDMIPLL_AVDD1V2 AC25 PIO0[6] AC27 PIO0[2] AC29 PIO1[5] AC30 PIO1[7] AD3 D_NOT_P AD4 ERBOR AD6 DATA4 AD8 DATA3 AD9 VDD3V3_297J AD10 DGND AD11 VDD1V2 AD12 VDD1V2 AD14 SATAVSS AD15 PIO10[0] AD14 SATAVSS AD15 USB_VDD1V2 AD16 SATAVSS AD17 SATAVSS AD18 USB_VDD1V2 AD19 USB_GND1V2 AD21 TMDS_VDD1V2 AD22 TMDS_VDD1V2 AD23 HDMI_GND3V3 AD24 HDMIPLL_AGND2V5 AD25 PIO1[2]	AC18	USB_VDD1V2		
AC22 TMDS_VDD1V2 AC23 HDMI_VDD1V2 AC24 HDMIPLL_AVDD1V2 AC25 PIO0[6] AC27 PIO0[2] AC29 PIO1[5] AC30 PIO1[7] AD3 D_NOT_P AD4 ERROR AD6 DATA4 AD8 DATA3 AD9 VDD3V3_297J AD10 DGND AD11 VDD1V2 AD12 VDD1V2 AD14 ANA1_VDD2V5 AD15 PIO1[0] AD16 SATAVSS AD17 SATAVSS AD18 USB_VDD1V2 AD19 USB_GND1V2 AD19 USB_GND1V2 AD19 USB_GND1V2 AD21 TMDS_VDD1V2 AD22 TMDS_VDD1V2 AD23 HDMI_GND3V3 AD24 HDMIPLL_AGND2V5 AD26 PIO1[2]	AC19	USB_VDD1V2		
AC23 HDMI_VDD1V2 AC24 HDMIPLL_AVDD1V2 AC25 PIO0[6] AC27 PIO0[2] AC29 PIO1[5] AC30 PIO1[7] AD3 D_NOT_P AD4 ERBOR AD6 DATA4 AD8 DATA3 AD9 VDD3V3_297J AD10 DGND AD11 VDD1V2 AD12 VDD1V2 AD14 ANA1_VDD2V5 AD15 PIO10[0] AD16 SATAVSS AD17 SATAVSS AD18 USB_VDD1V2 AD19 USB_GND1V2 AD21 TMDS_VDD1V2 AD22 TMDS_VDD1V2 AD23 HDMI_GND3V3 AD24 HDMIPLL_AGND2V5	AC21	TMDS_VDD1V2		
AC24 HDMIPLL_AVDD1V2 AC25 PIO0[6] AC27 PIO0[2] AC29 PIO1[5] AC30 PIO1[7] AD3 D_NOT_P AD4 ERROR AD6 DATA4 AD8 DATA3 AD9 VDD3V3_297J AD10 DGND AD11 VDD1V2 AD12 VDD1V2 AD14 ANA1_VDD2V5 AD15 PIO1[0] AD16 SATAVSS AD17 SATAVSS AD18 USB_VDD1V2 AD19 USB_GND1V2 AD18 USB_VDD1V2 AD24 HDMI_GND3V3 AD24 HDMI_GND3V3 AD24 HDMIPLL_AGND2V5	AC22	TMDS_VDD1V2		
AC25 PIO0[6] AC27 PIO0[2] AC29 PIO1[5] AC30 PIO1[7] AD3 D_NOT_P AD4 ERROP AD6 DATA4 AD8 DATA3 AD9 VDD3V3_297J AD10 DGND AD11 VDD1V2 AD12 VDD1V2 AD14 ANA1_VDD2V5 AD15 PIO1[0] AD16 SATAVSS AD17 SATAVSS AD18 USB_VDD1V2 AD19 USB_GND1V2 AD18 USB_VDD1V2 AD19 USB_GND1V2 AD24 HDMI_GND3V3 AD25 PIO1[2]	AC23	HDMI_VDD1V2		
AC27 PIO0[2] AC29 PIO1[5] AC30 PIO1[7] AD3 D_NOT_P AD4 ERROR AD6 DATA4 AD8 DATA3 AD9 VDD3V3_297J AD10 DGND AD11 VDD1V2 AD12 VDD1V2 AD14 ANA1_VDD2V5 AD15 PIO10[0] AD16 SATAVSS AD17 SATAVSS AD18 USB_VDD1V2 AD19 USB_GND1V2 AD19 JS_VDD1V2 AD18 USB_VDD1V2 AD24 HDMI_GND3V3 AD26 PIO1[2]	AC24	HDMIPLL_AVDD1V2		
AC29 PIO1[5] AC30 PIO1[7] AD3 D_NOT_P AD4 ERBOR AD6 DATA4 AD8 DATA3 AD9 VDD3V3_297J AD10 DGND AD11 VDD1V2 AD12 VDD1V2 AD14 ANA1_VDD2V5 AD15 PIO10[0] AD16 SATAVSS AD17 SATAVSS AD18 USB_VDD1V2 AD19 USB_GND1V2 AD21 TMDS_VDD1V2 AD18 USB_VDD1V2 AD24 HDMI_GND3V3 AD26 PIO1[2]	AC25	PIO0[6]		
AC30 PI01[7] AD3 D_NOT_P AD4 ERBOR AD6 DATA4 AD8 DATA3 AD9 VDD3V3_297J AD10 DGND AD11 VDD1V2 AD12 VDD1V2 AD14 ANA1_VD2V5 AD15 PI010[0] AD16 SATAVSS AD17 SATAVSS AD18 USB_VDD1V2 AD21 TMDS_VDD1V2 AD21 HDMI_L_AGND2V5	AC27	PIO0[2]		
AD3D_NOT_PAD4FRORAD6DATA4AD8DATA3AD9VDD3V3_297JAD10DGNDAD11VDD1V2AD12VDD1V2AD14ANA1_VDD2V5AD15PIO10[0]AD16SATAVSSAD17SATAVSSAD18USB_VDD1V2AD21TMDS_VDD1V2AD21TMDS_VDD1V2AD21TMDS_VDD1V2AD23HDMI_GND3V3AD26PIO1[2]	AC29	PIO1[5]		
AD4FRRORAD6DATA4AD8DATA3AD9VDD3V3_297JAD10DGNDAD11VDD1V2AD12VDD1V2AD14ANA1_VDD2V5AD15PIO10[0]AD16SATAVSSAD18USB_VDD1V2AD19USB_GND1V2AD21TMDS_VDD1V2AD21TMDS_VDD1V2AD23HDMI_GND3V3AD26PIO1[2]	AC30	PIO1[7]		
AD6DATA4AD8DATA3AD9VDD3V3_297JAD10DGNDAD11VDD1V2AD12VDD1V2AD14ANA1_VDD2V5AD15PIO10[0]AD16SATAVSSAD18USB_VDD1V2AD19USB_GND1V2AD21TMDS_VDD1V2AD23HDMI_GND3V3AD26PIO1[2]	AD3	D_NOT_P		
AD8DATA3AD9VDD3V3_297JAD10DGNDAD11VDD1V2AD12VDD1V2AD14ANA1_VDD2V5AD15PIO10[0]AD16SATAVSSAD17SATAVSSAD18USB_VDD1V2AD21TMDS_VDD1V2AD21TMDS_VDD1V2AD23HDMI_GND3V3AD26PIO1[2]	AD4	ERBOR		
AD9VDD3V3_297JAD10DGNDAD11VDD1V2AD12VDD1V2AD14ANA1_VDD2V5AD15PIO10[0]AD16SATAVSSAD17SATAVSSAD18USB_VDD1V2AD21TMDS_VDD1V2AD21TMDS_VDD1V2AD23HDMI_GND3V3AD24HDMIPLL_AGND2V5AD26PIO1[2]	AD6	DATA4		
AD10DGNDAD11VDD1V2AD12VDD1V2AD14ANA1_VDD2V5AD15PIO10[0]AD16SATAVSSAD17SATAVSSAD18USB_VDD1V2AD21TMDS_VDD1V2AD22TMDS_VDD1V2AD23HDMI_GND3V3AD26PIO1[2]	AD8	DATA3		
AD11VDD1V2AD12VDD1V2AD14ANA1_VDD2V5AD15PIO10[0]AD16SATAVSSAD17SATAVSSAD18USB_VDD1V2AD19USB_GND1V2AD21TMDS_VDD1V2AD22TMDS_VDD1V2AD23HDMI_GND3V3AD26PIO1[2]	AD9	VDD3V3_297J		
AD12VDD1V2AD14ANA1_VDD2V5AD15PIO10[0]AD16SATAVSSAD17SATAVSSAD18USB_VDD1V2AD19USB_GND1V2AD21TMDS_VDD1V2AD22TMDS_VDD1V2AD23HDMI_GND3V3AD24PIO1[2]	AD10	DGND		
AD14ANA1_VDD2V5AD15PIO10[0]AD16SATAVSSAD17SATAVSSAD18USB_VDD1V2AD19USB_GND1V2AD21TMDS_VDD1V2AD23HDMI_GND3V3AD24PIO1[2]	AD11	VDD1V2		
AD15PIO10[0]AD16SATAVSSAD17SATAVSSAD18USB_VDD1V2AD19USB_GND1V2AD21TMDS_VDD1V2AD22TMDS_VDD1V2AD23HDMI_GND3V3AD24PIO1[2]	AD12	VDD1V2		
AD16SATAVSSAD17SATAVSSAD18USB_VDD1V2AD19USB_GND1V2AD21TMDS_VDD1V2AD22TMDS_VDD1V2AD23HDMI_GND3V3AD24HDMIPLL_AGND2V5AD26PIO1[2]	AD14	ANA1_VDD2V5		
AD17SATAVSSAD18USB_VDD1V2AD19USB_GND1V2AD21TMDS_VDD1V2AD22TMDS_VDD1V2AD23HDMI_GND3V3AD24HDMIPLL_AGND2V5AD26PIO1[2]	AD15	PIO10[0]		
AD18USB_VDD1V2AD19USB_GND1V2AD21TMDS_VDD1V2AD22TMDS_VDD1V2AD23HDMI_GND3V3AD24HDMIPLL_AGND2V5AD26PIO1[2]	AD16	SATAVSS		
AD19USB_GND1V2AD21TMDS_VDD1V2AD22TMDS_VDD1V2AD23HDMI_GND3V3AD24HDMIPLL_AGND2V5AD26PIO1[2]	AD17	SATAVSS		
AD21TMDS_VDD1V2AD22TMDS_VDD1V2AD23HDMI_GND3V3AD24HDMIPLL_AGND2V5AD26PIO1[2]	AD18	USB_VDD1V2		
AD22TMDS_VDD1V2AD23HDMI_GND3V3AD24HDMIPLL_AGND2V5AD26PIO1[2]	AD19	USB_GND1V2		
AD23HDMI_GND3V3AD24HDMIPLL_AGND2V5AD26PIO1[2]	AD21	TMDS_VDD1V2		
AD24 HDMIPLL_AGND2V5 AD26 PIO1[2]	AD22	TMDS_VDD1V2		
AD26 PIO1[2]	AD23	HDMI_GND3V3		
	AD24	HDMIPLL_AGND2V5		
	AD26	PIO1[2]		
AD28 [PIO0[7]	AD28	PIO0[7]		

Table 5. Ball list (continued)



AD31 PIO1[3] AD32 PIO3[2] AE1 VDD1V8_297J AE2 TEST[1] AE3 NC AE5 DATA5 AE7 DATA6 AE8 NOT_RESET AE10 SCL AE12 PIO8[3] AE13 PIO10[7] AE15 PIO10[6] AE17 PIO10[5] AE19 USB_GND1/2 AE20 USB_GND1/2 AE22 HDM_VD03V3 AE24 DGNO AE25 HDMI_VD03V3 AE26 HDMI_VD03V3 AE27 PIO3[1] AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF9 CK_TEST AF11 PIO9[3] AF13 PIO4[4] AF14 PIO10[4] AF13 PIO4[4] AF14 PIO10[2]	Table 5. Ball list (continued)				
AD31 PIO1[3] AD32 PIO3[2] AE1 VDD1V8_297J AE2 TEST[1] AE3 NC AE5 DATA5 AE7 DATA6 AE8 NOT_RESET AE10 SCL AE12 PIO8[3] AE13 PIO10[7] AE15 PIO10[6] AE17 PIO10[5] AE19 USB_GND1/2 AE20 USB_GND1/2 AE22 HDM_VD03V3 AE24 DGNO AE25 HDMI_VD03V3 AE26 HDMI_VD03V3 AE27 PIO3[1] AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF9 CK_TEST AF11 PIO9[3] AF13 PIO4[4] AF14 PIO10[4] AF13 PIO4[4] AF14 PIO10[2]	Ball number	Ball name			
AD32PIO3[2]AE1VDD1V8_297JAE2TEST[1]AE3NCAE5DATA5AE7DATA6AE8NOT_RESETAE10SCLAE12PIO8[3]AE13PIO10[7]AE15PIO10[3]AE17PIO10[5]AE19USB_GND1/2AE20USB_GND1/2AE22HDMIPLL_AGND1/2AE24DGNOAE25FIDMIPL_AGND1/2AE29PIO3[3]AE31PIO3[0]AF3TEST[5]AF4TEST[3]AF4TEST[3]AF4PIO9[3]AF3PIO8[4]AF11PIO9[3]AF14PIO10[4]AF14PIO10[4]AF14PIO10[4]AF14PIO10[4]AF14PIO10[4]AF14PIO10[4]AF16PIO10[2]AF18SATAVDDR	AD30	PIO1[0]			
AE1 VDD1V8_297J AE2 TEST[1] AE3 NC AE5 DATA5 AE7 DATA6 AE8 NOT_RESET AE10 SCL AE12 PIO8[3] AE13 PIO10[7] AE15 PIO10[3] AE17 PIO10[5] AE19 USB_GND1V2 AE20 USB_GND1V2 AE22 HDM_VDD3V3 AE24 DGND AE25 HDMIPLL_AGND1V2 AE26 PIO3[1] AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF7 DGND AF7 DGND AF11 PIO9[3] AF13 PIO9[4] AF6 DGND AF7 DGND AF14 PIO9[3]	AD31	PIO1[3]			
AE2 TEST[1] AE3 NC AE5 DATA5 AE7 DATA6 AE8 NOT_RESET AE10 SCL AE12 PIO8[3] AE13 PIO10[7] AE15 PIO10[3] AE17 PIO10[5] AE19 USB_GND1V2 AE20 USB_GND1V2 AE22 HDM_VDD3V3 AE24 DGND AE25 HDM_IPLL_AGND1V2 AE29 PIO3[1] AE30 PIO3[3] AE31 PIO3[3] AE41 DGND AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF7 DGND AF9 CK_TEST AF11 PIO9[3] AF14 PIO9[4] AF14 PIO9[3] AF14 PIO9[3] AF14 PIO9[3]	AD32	PIO3[2]			
AE3 NC AE5 DATA5 AE7 DATA6 AE8 NOT_RESET AE10 SCL AE12 PIO8[3] AE13 PIO10[7] AE15 PIO10[3] AE17 PIO10[5] AE19 USB_GND1V2 AE20 USB_GND1V2 AE22 HDMI_VDD3V3 AE24 DGND AE27 PIO0[4] AE29 PIO3[1] AE30 PIO3[3] AF2 TEST[6] AF4 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF7 DGND AF7 DGND AF11 PIO9[3] AF13 PIO9[4] AF14 PEST[5] AF6 DGND AF7 DGND AF7 DGND AF14 PIO9[3] AF13 PIO8[4] AF14	AE1	VDD1V8_297J			
AE5 DATA5 AE7 DATA6 AE8 NOT_RESET AE10 SCL AE12 PIO8[3] AE13 PIO10[7] AE15 PIO10[3] AE17 PIO10[5] AE19 USB_GND1V2 AE20 USB_GND1V2 AE22 HDMLVDD3V3 AE24 DGND AE27 PIO3[1] AE30 PIO3[3] AE31 PIO3[3] AE31 PIO3[3] AE31 PIO3[3] AF4 TEST[5] AF4 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF7 DGND AF7 DGND AF11 PIO9[3] AF13 PIO8[4] AF14 PIO9[3] AF14 PIO9[3] AF14 PIO10[4] AF14 PIO10[4] AF14 PIO10[4]	AE2	TEST[1]			
AE7 DATA6 AE8 NOT_RESET AE10 SCL AE12 PIO8[3] AE13 PIO10[7] AE15 PIO10[8] AE17 PIO10[9] AE19 USB_GND1V2 AE20 USB_GND1V2 AE22 HDML VDD3V3 AE24 DGND AE25 HDMIPLL_AGND1V2 AE29 PIO3[1] AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF1 PIO9[3] AF1 PIO9[3] AF1 PIO9[3] AF1 PIO8[4] AF1 PIO8[4] AF1 PIO8[4] AF14 PIO1[2] AF18 SATAVDDR	AE3	NC			
AE8 NOT_RESET AE10 SCL AE12 PIO8[3] AE13 PIO10[7] AE15 PIO10[3] AE17 PIO10[6] AE19 USB_GND1V2 AE20 USB_GND1V2 AE22 HDMI_VDD3V3 AE24 DGND AE25 HDMIPLL_AGND1V2 AE29 PIO3[1] AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF5 DGND AF7 DGND AF7 DGND AF11 PIO9[3] AF13 PIO8[4] AF14 PIO10[2] AF14 PIO10[2] AF16 PIO10[2] AF18 SATAVDDR	AE5	DATA5			
AE10 SCL AE12 PIO8[3] AE13 PIO10[7] AE15 PIO10[3] AE17 PIO10[5] AE19 USB_GND1V2 AE20 USB_GND1V2 AE22 HDM_VDD3V3 AE24 DGND AE25 HDMIPLL_AGND1V2 AE26 PIO3[1] AE27 PIO3[3] AE28 PIO3[1] AE29 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF11 PIO9[3] AF13 PIO8[4] AF14 PIO10[4] AF13 PIO8[4] AF14 PIO10[2] AF16 PIO10[2] AF16 PIO10[2] AF16 PIO10[2] AF18 SATAVDDR	AE7	DATA6			
AE12 PIO8[3] AE13 PIO10[7] AE15 PIO10[3] AE17 PIO10[5] AE19 USB_GND1V2 AE20 USB_GND1V2 AE22 HDMI_VDD3V3 AE24 DGND AE25 HDMIPLL_AGND1V2 AE26 PIO0[4] AE27 PIO0[4] AE29 PIO3[1] AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF7 DGND AF7 DGND AF11 PIO9[3] AF13 PIO8[4] AF14 PIO10[2] AF14 PIO10[2] AF16 PIO10[2] AF18 SATAVDDR	AE8	NOT_RESET			
AE13 PIO10[7] AE15 PIO10[3] AE17 PIO10[5] AE19 USB_GND1V2 AE20 USB_GND1V2 AE22 HDMI_VDD3V3 AE24 DGND AE25 HDMIPLL_AGND1V2 AE26 PIO0[4] AE27 PIO0[4] AE29 PIO3[1] AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF7 DGND AF11 PIO9[3] AF13 PIO3[4] AF14 PIO10[4] AF14 PIO10[4] AF14 PIO10[4] AF14 PIO10[4] AF14 PIO10[4] AF14 PIO10[4] AF16 PIO10[2] AF18 SATAVDDR	AE10	SCL			
AE15 PIO10[3] AE17 PIO10[5] AE19 USB_GND1V2 AE20 USB_GND1V2 AE22 HDM_VDD3V3 AE24 DGND AE25 HDMIPLL_AGND1V2 AE29 PIO3[1] AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF9 CK_TEST AF11 PIO9[3] AF13 PIO3[4] AF14 PIO3[5]	AE12	PIO8[3]			
AE17 PIO10[5] AE19 USB_GND1V2 AE20 USB_GND1V2 AE22 HDMI_VDD3V3 AE24 DGND AE25 HDMIPLL_AGND1V2 AE27 PIO0[4] AE29 PIO3[3] AE30 PIO3[0] AF2 TEST[0] AF2 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF9 CK_TEST AF11 PIO9[3] AF13 PIO3[4] AF14 PIO3[0]	AE13	PIO10[7]			
AE19 USB_GND1V2 AE20 USB_GND1V2 AE22 HDM1_VDD3V3 AE24 DGND AE25 HDM1PLL_AGND1V2 AE27 PIO0[4] AE29 PIO3[1] AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF9 CK_TEST AF11 PIO9[3] AF13 PIO8[4] AF14 PIO10[2] AF18 SATAVDDR	AE15	PIO10[3]			
AE20 USB_GND1V2 AE22 HDMI_VDD3V3 AE24 DGND AE25 HDMIPLL_AGND1V2 AE27 PIO0[4] AE29 PIO3[1] AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF11 PIO9[3] AF13 PIO9[3] AF13 PIO9[3] AF14 PIO9[3] AF13 PIO9[3] AF14 PIO9[3] AF14 PIO9[3] AF14 PIO10[4] AF14 PIO10[4] AF14 PIO10[2] AF18 SATAVDDR	AE17	PIO10[5]			
AE22 HDMI_VDD3V3 AE24 DGND AE25 HDMIPLL_AGND1V2 AE27 PIO0[4] AE29 PIO3[1] AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF9 CK_TEST AF11 PIO9[3] AF13 PIO8[4] AF14 PIO10[4] AF14 PIO10[4] AF14 PIO10[4] AF16 PIO10[4] AF18 SATAVDDR	AE19	USB_GND1V2			
AE24 DGND AE25 HDMIPLL_AGND1V2 AE27 PIO0[4] AE29 PIO3[1] AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF11 PIO9[3] AF13 PIO8[4] AF14 PIO10[4] AF14 PIO10[2] AF18 SATAVDDR	AE20	USB_GND1V2			
AE25 HDMIPLL_AGND1V2 AE27 PIO0[4] AE29 PIO3[1] AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF9 CK_TEST AF11 PIO9[3] AF14 PIO10[4] AF14 SATAVDDR	AE22	HDMI_VDD3V3			
AE27 PIO0[4] AE29 PIO3[1] AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF9 CK_TEST AF11 PIO9[3] AF13 PIO8[4] AF14 PIO10[4] AF16 PIO10[2] AF18 SATAVDDR	AE24	DGND			
AE29 PIO3[1] AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF9 CK_TEST AF11 PIO9[3] AF13 PIO8[4] AF16 PIO10[2] AF18 SATAVDDR	AE25	HDMIPLL_AGND1V2			
AE30 PIO3[3] AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF9 CK_TEST AF11 PIO9[3] AF13 PIO8[4] AF16 PIO10[2] AF18 SATAVDDR	AE27	PIO0[4]			
AE31 PIO3[0] AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF9 CK_TEST AF11 PIO9[3] AF13 PIO8[4] AF14 PIO10[4] AF16 PIO10[2] AF18 SATAVDDR	AE29	PIO3[1]			
AF2 TEST[0] AF3 TEST[5] AF4 TEST[3] AF6 DGND AF7 DGND AF9 CK_TEST AF11 PIO9[3] AF13 PIO8[4] AF16 PIO10[4] AF18 SATAVDDR	AE30	PIO3[3]			
AF3TEST[5]AF4TEST[3]AF6DGNDAF7DGNDAF9CK_TESTAF11PIO9[3]AF13PIO8[4]AF16PIO10[2]AF18SATAVDDR	AE31	PIO3[0]			
AF4TEST[3]AF6DGNDAF7DGNDAF9CK_TESTAF11PIO9[3]AF13PIO8[4]AF14PIO10[4]AF16PIO10[2]AF18SATAVDDR	AF2	TEST[0]			
AF6DGNDAF7DGNDAF9CK_TESTAF11PIO9[3]AF13PIO8[4]AF14PIO10[4]AF16PIO10[2]AF18SATAVDDR	AF3	TEST[5]			
AF7DGNDAF9CK_TESTAF11PIO9[3]AF13PIO8[4]AF14PIO10[4]AF16PIO10[2]AF18SATAVDDR	AF4	TEST[3]			
AF9 CK_TEST AF11 PIO9[3] AF13 PIO8[4] AF14 PIO10[4] AF16 PIO10[2] AF18 SATAVDDR	AF6	DGND			
AF11 PIO9[3] AF13 PIO8[4] AF14 PIO10[4] AF16 PIO10[2] AF18 SATAVDDR	AF7	DGND			
AF13 PIO8[4] AF14 PIO10[4] AF16 PIO10[2] AF18 SATAVDDR	AF9	CK_TEST			
AF14 PIO10[4] AF16 PIO10[2] AF18 SATAVDDR	AF11	PIO9[3]			
AF16 PIO10[2] AF18 SATAVDDR	AF13	PIO8[4]			
AF18 SATAVDDR	AF14	PIO10[4]			
	AF16	PIO10[2]			
AF20 USB2VDDB3V3	AF18	SATAVDDR			
	AF20	USB2VDDB3V3			

_ •• .

148/410

Doc ID 8265038 Rev 2



Table 5. Ball list (continued)			
Ball number Ball name			
AF21	USB_GND2V5		
AF23	DGND		
AF25	DGND		
AF26	VIDA1_GNDA1		
AF28	VIDA1_COUT		
AF29	VIDA1_YOUT		
AF30	VIDA1_CVOUT		
AG3	LOCK		
AG4	TEST[4]		
AG5	DGND		
AG6	DGND		
AG8	DGND		
AG10	SDA		
AG12	PIO9[6]		
AG14	PI011[1]		
AG15	PIO10[6]		
AG17	PI011[0]		
AG19	USB1VDDB3V3		
AG20	USB_VDD2V5		
AG22	USB2DP		
AG24	DGND		
AG26	DGND		
AG27	VIDA1_GNDAS		
AG28	VIDA1_MASSQUIET		
AG29	VIDA1_REXT		
AG30	VIDA1_IDUMP		
AH3	TEST[2]		
AH4	ΙΤ		
AH5	DGND		
AH6	DGND		
AH7	DGND		
AH9	AUX_CLK		
AH11	PIO9[4]		
AH13	PIO7[5]		
AH14	PIO8[6]		



Table 5. Ball list (continued)				
Ball number	Ball name			
AH16	PIO10[1]			
AH18	DGND			
AH20	USB_VDD2V5			
AH21	SATAVDD2_PLL			
AH23	USB2DM			
AH25	DGND			
AH27	DGND			
AH28	DGND			
AH29	VIDA1_GNDA2			
AH30	VIDA1_VCCA2			
AH31	VIDA1_VCCA1			
AJ2	NC			
AJ3	NC			
AJ4	NC			
AJ5	NC			
AJ6	DGND			
AJ7	DGND			
AJ8	NC			
AJ10	VDD3V3_297J			
AJ12	PIO7[6]			
AJ13	PIO7[4]			
AJ14	PIO8[7]			
AJ15	PIO9[0]			
AJ17	DGND			
AJ19	DGND			
AJ20	SATAVDDT			
AJ21	SATATXP0			
AJ22	DGND			
AJ24	DGND			
AJ26	DGND			
AJ27	TMDSTXCN			
AJ28	TMDSTX0N			
AJ29	VIDA0_GNDA2			
AJ30	VIDA0_GNDA1			
AJ31	VIDA0_ROUT			

Table 5. Ball list (continued)

150/410



Table 5. Ball list (continued)				
Ball number	Ball name			
AJ32	VIDA0_GOUT			
AK1	VDD1V8_297J			
AK2	VDD1V8_297J			
AK3	VDD1V8_297J			
AK4	TEST_MODE			
AK5	REFM			
AK6	SCLT			
AK7	SDAT			
AK8	XTAL_I			
AK9	NC			
AK10	VDD3V3_297J			
AK11	PIO8[1]			
AK12	PIO9[2]			
AK13	PIO8[5]			
AK15	PIO9[5]			
AK16	AUDALLEFTOUTN			
AK17	AUDA_LEFTOUTP			
AK18	AUDA_IREF			
AK19	SATARXN0			
AK21	SATATXN0			
AK22	SATAVDD_PLL			
AK23	DGND			
AK24	REXT (Note: REXT is the USB reference USBREF)			
AK25	DGND			
AK26	HDMI_CEC			
AK27	TMDSTXCP			
AK28	TMDSTX0P			
AK29	TMDSTX1N			
AK30	VIDA0_GNDAS			
AK31	VIDA0_MASSQUIET			
AK32	VIDA0_BOUT			
AL1	NC			
AL2	NC			
AL3	NC			
AL4	IREF			



Ball number	Ball name			
AL5	INP			
AL8	XTAL_O			
AL9	AGC2			
AL11	PIO7[7]			
AL12	PIO8[2]			
AL15	PIO9[1]			
AL16	AUDA_RIGHTOUTN			
AL18	AUDA_GNDAS			
AL19	SATARXP0			
AL22	SATAREF			
AL23	SYSCLKIN			
AL25	USB1DP			
AL26	TMDSREF			
AL29	TMDSTX1P			
AL30	TMDSTX2N			
AL31	VIDA0_REXT			
AL32	VIDA0_IDUMP			
AM1	DGND			
AM2	NC			
AM3	REFP			
AM4	INM			
AM9	AGC1			
AM11	PIO8[0]			
AM16	AUDA_RIGHTOUTP			
AM18	AUDA_VBGOUT			
AM23	SYSCLKOSC			
AM25	USB1DM			
AM30	TMDSTX2P			
AM31	VIDA0_VCCA1			
AM32	VIDA0_VCCA2			

Table 5.Ball list (continued)

8.2 Power supplies

Table 6.Power/ground pins

Ball	Assignment	Voltage	Туре	Description	
USB 2.0	USB 2.0				
AC18					
AC19	USB_VDD1V2	1.2	Analog	USB 1.2 V power	
AD18					
AD19					
AE19	USB_GND1V2	0	Analog	USB ground	
AE20					
AF21	USB_GND2V5	0	Analog	USB ground	
AG19	USB1VDDB3V3	3.3	Analog	USB1 3.3 V power	
AF20	USB2VDDB3V3	3.3	Analog	USB2 3.3 V power	
AG20		2.5	Analog	USB 2.5 V power	
AH20	USB_VDD2V5	2.0	Analog		
SATA					
AD16	SATAVSS	0	V	SATA ground	
AD17	SATAVSS	0	-	SATA ground	
AF18	SATAVDDR	1.2	Analog	SATA power	
AJ20	SATAVDDT	1.2	Analog	SATA power	
AK22	SATAVDD_PLL	1.2	Analog	SATA PLL power	
AC17	SATAVSS_PLL	0	-	SATA PLL ground	
AH21	SATAVDD2_PLL	2.5	Analog	SATA PLL power	
AC16	GNDSATA	0	-	SATA ground	
HDMI					
AC21	TMDS_VDD1V2	1.2	Analog	TMDS 1.2 V power	
AC22	TMDS_VDD1V2	1.2	Analog	TMDS 1.2 V power	
AD21	TMDS_VDD1V2	1.2	Analog	TMDS 1.2 V power	
AD22	TMDS_VDD1V2	1.2	Analog	TMDS 1.2 V power	
AB20	TMDS_GND	0	-	TMDS ground	
AB21	TMDS_GND	0	-	TMDS ground	
AB22	TMDS_GND	0	-	TMDS ground	
Y25	HDMIPLL_AVDD2V5	2.5	Analog	HDMI PLL 2.5 V power	
AD24	HDMIPLL_AGND2V5	0	-	HDMI PLL ground	
AC24	HDMIPLL_AVDD1V2	1.2	Analog	HDMI PLL power	
AE25	HDMIPLL_AGND1V2	0	-	HDMI PLL ground	
AD23	HDMI_GND3V3	0	-	HDMI ground	



Confidential

Table 6.	Power/ground pins (continued)				
Ball	Assignment	Voltage	Туре	Description	
AE22	HDMI_VDD3V3	3.3	Digital	HDMI 3.3 V power	
AC23	HDMI_VDD1V2	1.2	Digital	HDMI 1.2 V power	
LMIPLL					
D11	LMIPLL_AVDD2V5	2.5	Analog	LMI PLL 2.5 V power	
L11	LMIPLL_AGND2V5	0	-	LMI PLL ground	
L12	LMIPLL_AGND1V2	0	-	LMI PLL ground	
Video D/	ACs				
AK30	VIDA0_GNDAS	0	-	Ground	
AJ29	VIDA0_GNDA2	0	-	Ground	
AM31	VIDA0_VCCA1	2.5	Analog	2.5 V power	
AM32	VIDA0_VCCA2	2.5	Analog	2.5 V power	
AJ30	VIDA0_GNDA1	0	- 🔨	Ground	
AG27	VIDA1_GNDAS	0	-	Ground	
AH29	VIDA1_GNDA2	0	-	Ground	
AH30	VIDA1_VCCA2	2.5	Analog	2.5 V power	
AH31	VIDA1_VCCA1	2.5	Analog	2.5 V power	
AF26	VIDA1_GNDA1	0	-	Ground	
W23	ANA2_VDDE2V5	2.5	Analog	2.5 V power	
AA25	ANA2_GNDE2V5	0	-	Ground	
W24	ANA2_VDDE2V5	2.5	Analog	2.5 V power	
Audio D	AC	-	·		
AB15	ANA1_GND2V5	0	-	Ground	
AB16	ANA1_GND2V5	0	-	Ground	
AC15	ANA1_VDD2V5	2.5	Analog	2.5 V power	
AD14	ANA1_VDD2V5	2.5	Analog	2.5 V power	
ClockGe	nA				
N7		0.5	A	2.5 V power	
N8	CKGA_AVDD2V5	2.5	Analog	2.5 V power	
ClockGe	nB			·	
W26	CKGB0_AVDD2V5	2.5	Analog	CKGB FS0 2.5 V power	
W27	CKGB1_AVDD2V5			CKGB FS1 2.5 V power	
ClockGe	ClockGenC				
AC14	CKGC_AVDD2V5	2.5	Analog	CKGC FS 2.5 V power	



Table 6.	Power/ground pins ((continued)		
Ball	Assignment	Voltage	Туре	Description
LMI				
A32				
B11				
F25				
G24				
J11				
J12				
J15				
J16				
J17				N
J18				0
J19		1.0	Distinct	
J21	VDD1V8_2V5	1.8	Digital	LMI DDR2 1.8/2.5 V power
J22				
K11			05	
K12				
K15				
K16				
K17				
K18				
K19				
K21				
K22				
Analog	2.5V			
V25	MEM_AVDD2V5	2.5	Analog	
Digital 2	.5V		1	
U26	VDD2V5	2.5	Digital	Digital 2.5 V power
	1	1	1	l

 Table 6.
 Power/ground pins (continued)



Ball	Assignment	Voltage	Туре	Description
Digital 3	.3 V			
AA11				
AA12				
AB11				
AB12				
J23				
J24				
K23				
K24				
L23				
L24				
M23				
M24				
N25				
P10	VDD3V3	3.3	Digital	Digital 3.3 V power
P11		0.0	Digital	
P12				
P24				
P25				
R10				
R11				
R12				
R24				
T10				
T11				
T12				
T24]			
T25				
U10				



STi7197

Confidential

Ball	Assignment	Voltage	Туре	Description
U11				
U12				
V10	-			
V11				
V12				
W10	VDD3V3	3.3	Digital	Digital 3.3 V power
Y4				
Y5				
Y6				
Y7				
Y8				
AB2				
AB3				
AB4				
AC9	VDD3V3_297J	3.3	Digital	Digital I/O supply
AD9				
AJ10				
AK10				
	Ċ			



Table 6.	Power/ground pins (co		F	
Ball	Assignment	Voltage	Туре	Description
DGND				
AA10				
AA13				
AA14				
AA15				
AA16				
AA20				
AA21				
AA22				
AA9				\mathbf{a}
AB10				
AB9			×	
AC10	DGND	0		Digital 3.3/2.5/1.2 V ground
AD10				
AE24			7 5	
AF23				
AF25				
AF6				
AF7				
AG24]			
AG26				
AG5				
AG6				
AG8				

 Table 6.
 Power/ground pins (continued)



Ball	Assignment	Voltage	Туре	Description
AH18				
AH25				
AH27				
AH28				
AH5				
AH6				
AH7				
AJ17				
AJ19				
AJ22				
AJ24				
AJ26				
AJ6				
AJ7				
AK23				
AK25				
AM1	DGND	0		Digital 3.3/2.5/1.2 V ground
B1				5
B2				
B31				
B32				
E24				
E26				
E28				
F19 F27				
F5				
F6				
G19				
G5				
G7				
H20				
L10				
L13				



Table 6.	Power/ground pins (continued)		
Ball	Assignment	Voltage	Туре	Description
L14				
L15				
L21				
L22				
L9				
M13				
M14				
M15				
M20				
M21				
M22				
N13				
N14				
N15				
N16				
N17				
N18				
N19	DGND	0		Digital 3.3/2.5/1.2 V ground
N20				
N21				
N22				
P13				
P20				
P21				
P22				
P9				
R13				
R15				
R16				
R17				
R18				
R20				
R21				
R22				
R9		1		

Table 6. Ball	Power/ground pins (co Assignment	Voltage	Туре	Description
T13		_		
T15	-			
T18				
T20				
T21				
T22				
Т9				
U13				
U15				
U18	-			
U20				
U21				
U22				
U9				
V13				
V15				
V16				
V17	DGND	0		Digital 3.3/2.5/1.2 V ground
V18				
V20				
V21				
V22	-			
V9	-			
W13				
W20				
W21				
W22				
W9	4			
Y13	4			
Y14				
Y15				
Y16				
Y17				
Y18				
Y19				



Y21 DGND 0 Digital 3.3/2.5/1.2 V ground Dgital 1.2 V	Table 6.	Power/ground pins (o	continued)		
Y21 DGND 0 Digital 3.3/2.5/1.2 V ground Dgital 1.2 V	Ball	Assignment	Voltage	Туре	Description
Y22 Image: Provide the synthety of the	Y20				
Digital 1.2 V A1 A2 AA17 AA18 AA19 AA18 AA19 AA24 AB13 AB14 AB13 AB14 AB17 AB18 AB19 AB24 AC11 AC12 AC11 AD11 AD12 C32 J10 K10 K9 L16 L17 L18 L19 L20 M10 M11 M12	Y21	DGND	0		Digital 3.3/2.5/1.2 V ground
A1 A2 AA17 AA18 AA17 AA18 AA19 AA17 AA18 A AA19 A AA24 A AB13 AB14 AB17 A AB13 AB14 AB17 A AB18 A AB19 A AE23 A AC11 Digital power 1.2 V core power AD12 C32 J10 K10 K10 Figure 1.2 V core power L16 L17 L18 L19 L120 M10 M11 M12	Y22				
A2 AA17 AA18 AA19 AA23 AA24 AB13 AB14 AB17 AB18 AB23 AB24 AC11 AC12 AD11 AC12 AD11 AD12 C32 J10 K10 K0 L16 L17 L18 L19 L20 M10 M11 M12	Digital 1.	2 V			
AA17 AA18 AA18 A AA19 A AA23 A AA24 A AB13 A AB14 A AB17 A AB18 A AB17 A AB18 A AB23 A AC11 A AC12 Digital power 1.2 V core power AD11 A AD12 Digital power 1.2 V core power C32 J10 K10 H K10 H L17 H L18 L L19 L L10 H M10 H M11 H	A1				
AA18 AA19 AA23 AA24 AB13 AA24 AB13 AB14 AB17 AB18 AB19 AB23 AB24 AC11 AC12 VDD1V2 1.2 Digital Digital power 1.2 V core power AC11 AD12 G32 J10 K10 L16 L17 L18 L19 L20 M11 M12	A2				
AA19 AA23 AA24 AB13 AB24 AB13 AB14 AB17 AB18 AB19 AB23 AB24 AC11 AC12 AD11 AD12 C32 J10 K10 L16 L17 L18 L19 L20 M11 M12	AA17				
AA23 AA24 AB13 AB14 AB13 AB14 AB17 AB18 AB19 AB23 AB24 AC11 AC12 AD11 AD12 C32 J10 K10 K9 L16 L17 L18 L19 L20 M11 M12	AA18				
AA24 AB13 AB13 AB14 AB14 AB17 AB18 AB19 AB23 AB24 AC11 AC12 AD11 AD12 C32 JIO K10 Finite Content of the second o	AA19				
AB13 AB14 AB14 AB14 AB17 AB18 AB18 AB19 AB23 AB24 AC11 AC12 AD11 AD12 C32 J10 K10 K10 K10 K10 L16 L17 L18 L19 L20 M10 M11 M12	AA23				
AB14 AB17 AB17 AB17 AB18 AB19 AB19 AB24 AC11 AC12 AD11 AD12 C32 J10 K10 K10 K10 K10 L16 L17 L18 L19 L20 M10 M11 M12	AA24]			
AB17 AB17 AB18 AB18 AB19 AB23 AB24 AC11 AC12 VDD1V2 1.2 AD11 Digital power 1.2 V core power AD12 Digital power 1.2 V core power C32 J10 K10 K10 K16 L17 L18 L19 L20 M11 M12 M11	AB13				
AB18 AB19 AB23 AB23 AB24 AC11 AC12 VDD1V2 1.2 Digital Digital power 1.2 V core power AD11 AD12 C32 J10 France France K10 K10 France France France France L16 L17 L18 France France France France L19 L20 M10 France France France France M11 M12 France France France France France	AB14				
AB19 AB23 AB24 AC11 AC12 VDD1V2 1.2 Digital power 1.2 V core power AD11 AD12 C32 J10 K10 K K K L16 L17 L18 L L19 L L K M11 M12 K K	AB17				
AB23 AB24 AC11 AC12 AC12 AD11 AD12 C32 J10 K10 K9 L16 L17 L18 L19 L20 ND1V2 1.2 Digital Digital power 1.2 V core power K10 V	AB18				
AB24 AC11 AC12 VDD1V2 1.2 Digital Digital power 1.2 V core power AD11 AD12 C32 J10 France France K10 K9 France France France France L16 L17 France France France France France L19 L20 M10 France	AB19				
AC11 AC12 VDD1V2 1.2 Digital Digital power 1.2 V core power AD11 AD12 C32 J10 Final Power 1.2 V core power Final Power 1.2 V core power K10 K9 Final Power Power Final Power Power Final Power Power L16 Final Power Power Final Power Power Final Power Power Final Power Power L18 Final Power Power Final Power Power Final Power Power Final Power Power M10 M11 M12 Final Power Power Final Power Power Final Power Power	AB23				
AC12 VDD1V2 1.2 Digital Digital power 1.2 V core power AD12 C32 J10	AB24				
AD11 AD12 C32 J10 K10 K9 L16 L17 L18 L19 L20 M10 M11 M12	AC11				
AD12 C32 J10 K10 K9 L16 L17 L18 L19 L20 M10 M11 M12	AC12	VDD1V2	1.2	Digital	Digital power 1.2 V core power
C32 J10 K10 K9 L16 L17 L18 L19 L20 M10 M11 M12	AD11				
J10 K10 K9 L16 L17 L18 L19 L20 M10 M11 M12	AD12				
K10 K9 L16 L17 L18 L19 L20 M10 M11 M12	C32				
K9 L16 L17 L18 L19 L20 M10 M11 M12	J10				
L16 L17 L18 L19 L20 M10 M11 M12	K10				
L17 L18 L19 L20 M10 M11 M12	K9				
L18 L19 L20 M10 M11 M12	L16				
L19 L20 M10 M11 M12	L17	1			
L20 M10 M11 M12	L18]			
M10 M11 M12	L19	1			
M11 M12	L20	1			
M12	M10				
	M11				
M16	M12				
	M16	1			

162/410



Ball	Assignment	Voltage	Туре	Description
M17				
M18				
M19				
M9				
N11				
N12				
P23				
R23]			
T23	VDD1V2	1.2	Digital	Digital power 1.2 V core power
U23]			
U24				
V23				
V24				
W11				
W12				
Y11				
Y12				
Digital 1.	8 V			
AE1				
AK1	VDD1V8_297J	1.8	Digital	Digital core supply 1.8 V
AK2		1.0	Digital	
Ak3]			
	0			



8.3 System

Table 7.	System pins
----------	-------------

Pin	Assignment	I/O	Voltage	Description	Comments
J27	NOTRESETIN	I	3.3	System input power-on reset	
G27	WDOGRSTOUT	0	3.3	System reset-out (from System reset- in or Internal Watchdog timer reset)	System reset
H26	NOTASEBRK	I/O	3.3	ST40 debugger breakpoint	
F29	TRIGGERIN	I	3.3	ST231 debugger controller in	CPUs debug
J25	TRIGGEROUT	0	3.3	ST231 debugger controller out	-
E30	SYSITRQ[0]				
E29	SYSITRQ[1]	I/O	3.3	Interrupt line	Interrupts
H28	SYSITRQ[2]		3.3		
D31	SYSITRQ[3]				
F30	NMI	I	3.3	Nonmaskable interrupt	-
F28	SYSCLKINALT	I	3.3	2nd system alternate clock (30 MHz) with external VCXO	
D30	SYSCLKOUT	0	3.3	Programmable output clock for debug	
AL23	SYSCLKIN	I	2.5	30 MHz oscillator (USB/SATA) with	
AM23	SYSCLKOSC	0	2.5	internal VCXO	
N28	GND_SENSE	А	-	Ground voltage sense	
N29	VDD_SENSE	А	-	Voltage sense	

8.4 JTAG

Table 8. JTAG pins

Pin	Assignment	I/O	Voltage	Description	Comments
H11	TDI	I	3.3	CPUs debug port and TAP data input	TCK and TDO
B10	TMS	I	3.3	CPUs debug port and TAP mode select	have internal pull-
A10	тск	I	3.3	CPUs debug port and TAP clock	up/pull-down
E10	NOTTRST	I	3.3	CPUs debug port and TAP logic reset	disabled, rest have pull-up.
C10	TDO	0	3.3	CPUs debug port and TAP data output	nave puil-up.



8.5 Transport interface

This transport interface is an alternative to the PIO bits. By default, the PIO is bypassed. To enable the transport interface, the PIO setting must be done at boot.

Note: The parallel/serial mode selection is done by selecting the TSmerger channel.

Signal	I/O	Voltage	PIO	Description	Comments
TSIN0BYTECLK	I/O	3.3	PIO13[5]		
TSIN0BYTECLKVALID	I/O	3.3	PIO13[6]	TSIN0 control signals	
TSIN0ERROR	I/O	3.3	PIO13[7]	1 SINU CONTO SIGNAIS	
TSIN0PACKETCLK	I/O	3.3	PIO14[0]		
TSIN0DATA[0]			PIO14[7]		
TSIN0DATA[1]			PIO14[6]		
TSIN0DATA[2]			PIO14[5]		
TSIN0DATA[3]	1/0	3.3	PIO14[4]	TSIN0 parallel data	
TSIN0DATA[4]	1/0	3.3	PIO14[3]		
TSIN0DATA[5]			PIO14[2]		
TSIN0DATA[6]			PIO14[1]		
TSIN0DATA[7]			PIO13[4]		
TSIN1BYTECLK	I	3.3	PIO12[1]/PI O15[1]		
TSIN1BYTECLKVALID	I	3.3	PIO12[2]/PI O15[2]	TSIN1 control signals	
TSIN1ERROR	I	3.3	PIO12[3]/PI O15[3]		
TSIN1PACKETCLK	I	3.3	PIO12[4]/PI O15[0]		
TSIN1DATA[0]			PIO13[3]		
TSIN1DATA[1]			PIO13[2]		
TSIN1DATA[2]			PIO13[1]		
TSIN1DATA[3]			PIO13[0]		
TSIN1DATA[4]	1	-	PIO12[7]	TSIN1 parallel data	
TSIN1DATA[5]			PIO12[6]		
TSIN1DATA[6]	1		PIO12[5]		
TSIN1DATA[7]			PIO12[0]/PI O15[4]		

Table 9.Parallel mode transport pins

Signal	I/O	Voltage	PIO	Description	Comments
TSIN2BYTECLK	I	3.3	PIO6[1], PIO14[2]		
TSIN2BYTECLKVALID	I	3.3	PIO6[2], PIO14[3]		
TSIN2ERROR	I	3.3	PIO6[3], PIO14[4]	 TSIN2 control signals 	
TSIN2PACKETCLK	I	3.3	PIO6[4], PIO14[5]		
TSIN2DATA[0]			PIO7[3]		
TSIN2DATA[1]			PIO7[2]	TSIN2 parallel data	
TSIN2DATA[2]			PIO7[1]		
TSIN2DATA[3]			PIO7[0]		
TSIN2DATA[4]	I	3.3	PIO6[7]		
TSIN2DATA[5]			PIO6[6]		
TSIN2DATA[6]			PIO6[5]		
TSIN2DATA[7]			PIO6[0], PIO14[1]		
TSIN3BYTECLK	I	3.3	PIO12[6]		
TSIN3BYTECLKVALID	Ι	3.3	PIO12[7]	TSIN3 control signals	
TSIN3ERROR	I	3.3	PIO13[0]		
TSIN3PACKETCLK	Ι	3.3	PIO13[1]		

Table 9. Parallel mode transport pins (continued)

Table 10. Serial mode transport pins

Signal	1/0	Voltage	PIO	Description	Comments
TSIN0SER/DATA[7]	I	3.3	PIO13[4]	TSIN0 serial data	
TSIN1SER/DATA[7]	I	3.3	PIO12[0]/PI O15[4]	TSIN1 serial data	
TSIN2SER/DATA[7]	I	3.3	PIO6[0]/ PI O14[1]	TSIN2 serial data	
TSIN3SER/DATA[7	I	3.3	PIO12[5]	TSIN3 serial data	
TSOUTSER/DATA[7]	0	3.3	PIO12[0]	TSOUT serial data	



Confidential

Signal	I/O	Voltage	PIO	Description	Comments
TSOUTBYTECLK	0	3.3	PIO12[1]		
TSOUTBYTECLKVALID	0	3.3	PIO12[2]		
TSOUTERROR	0	3.3	PIO12[3]	TSOUT control signals	
TSOUTPACKETCLK	0	3.3	PIO12[4]		
TSOUTDATA[0]			PIO13[3]		
TSOUTDATA[1]			PIO13[2]		
TSOUTDATA[2]			PIO13[1]		
TSOUTDATA[3]	0	3.3	PIO13[0]	TSOUT parallel data	
TSOUTDATA[4]			PIO12[7]		
TSOUTDATA[5]			PIO12[6]	1	
TSOUTDATA[6]			PIO12[5]	1	

Table 11. 1394OUT mode transport pins

8.6 Display analog output interface

Table 12. Display analog output pins

		-	Voltage		• · ·	
Pin	Assignment	I/O	(1)	Description	Comments	
AJ31	VIDA0_ROUT	0	-	Analog main display - red output		
AJ32	VIDA0_GOUT	0	-	Analog main display -green output	Connect an external 140 Ω 1% resistor between these pins and analog ground.	
AK32	VIDA0_BOUT	0	-	Analog main display - blue output		
AL31	VIDA0_REXT	-	-	VDAC0 external resistor interface	Connect an external 7.81 $k\Omega$ 1% resistor between each of these pins	
AF28	VIDA1_COUT	0	-	Analog auxiliary display - chrominance output		
AF30	VIDA1_CVOUT	0	-	Analog auxiliary display - CVBS output	Connect an external 140 Ω 1% resistor between these pins and analog ground.	
AF29	VIDA1_YOUT	0	-	Analog auxiliary display - luminance output		
AG29	VIDA1_REXT	-	-	VDAC1 external resistor interface	Connect an external 7.81 $k\Omega$ 1% resistor between each of these pins	
AK31	VIDA0_MASSQUIET	-	-	Analog ground connection	It must be connected to noiseless board analog ground because it is sensitive pin for DAC output signal performance.	
AL32	VIDA0_IDUMP	0	-	Current return path for the DAC output	It is tied to PCB ground plane.	



Pin	Assignment	I/O	Voltage (1)	Description	Comments
AG28	VIDA1_MASSQUIET	-	-	Analog ground connection	It must be connected to noiseless board analog ground because it is sensitive pin for DAC output signal performance
AG30	VIDA1_IDUMP	0	-	Current return path for the DAC output	It is tied to PCB ground plane

Table 12. Display analog output pins (continued)

1. For voltage values, please refer Section 19.4: Triple HD video DACs on page 344.

8.7 HDMI interface

Table 13. HDMI pins

Pin	Assignment	I/O	Voltage ⁽¹⁾	Description	Comments
AK27	TMDSTXCP	0	-	TMDS Control plus	
AJ27	TMDSTXCN	0	-	TMDS Control minus	
AK28	TMDSTX0P	0	-	TMDS Data0 plus	
AJ28	TMDSTX0N	0	-	TMDS Data0 minus	
AL29	TMDSTX1P	0	-	TMDS Data1 plus	
AK29	TMDSTX1N	0	-	TMDS Data1 minus	
AM30	TMDSTX2P	0	-	TMDS Data2 plus	
AL30	TMDSTX2N	0	-	TMDS Data2 minus	
AL26	TMDSREF	-	-	TMDS voltage reference	Used by compensation cell to determine the current drive of output buffers. Pulled up externally to 3.3 V using a 50 Ω resistor.
AK26	HDMI_CEC	I/O	-	HDMI CEC line	

1. For voltage values, please contact your local ST representative to provide you specific internal document.

HDMI pins as PIO alternates

Signal	I/O	Voltage ⁽¹⁾	Description	Comments
HDMI_PLUGIN	Ι	-	HDMI HOT PLUG detection input	PIO9[7]

8.8 Audio digital interface

For audio digital pins, refer to PIO10 and PIO11 alternate functions in *Alternate functions on PIO*.

Confidential



8.9 Audio analog interface

Table 14. Audio analog pins

Pin	Assignment	I/O	Voltage (1)	Description	Comments
AK16	AUDA_LEFTOUTN	0	-	DAC left-channel negative differential current output	
AK17	AUDA_LEFTOUTP	0	-	DAC left-channel positive differential current output	
AL16	AUDA_RIGHTOUTN	0	-	DAC right-channel negative differential current output	
AM16	AUDA_RIGHTOUTP	0	-	DAC right-channel positive differential current output	
AM18	AUDA_VBGOUT	0		DAC output bandgap voltage	
AK18	AUDA_IREF	-	-	DAC output reference current	Connect an external 575 Ω 1% resistor to AUDA_AGND2V5
AL18	AUDA_GNDAS			Analog ground	

1. For voltage values, please refer Section 19.3: Audio DAC on page 343.

8.10 Serial ATA interface

Table 15. SATA pins

Pin	Assignment	I/O	Voltage (1)	Description	Comments
AJ21	SATATXP0	0	-	SATA transmit plus	
AK21	SATATXN0	0	-	SATA transmit minus	
AL19	SATARXP0	I	-	SATA receive plus	
AK19	SATARXN0	I	-	SATA receive minus	
AL22	SATAREF	I/O	-	SATA external reference	It is an external 475 Ω resistor with the other end connected to AF18 pin (SATAVDD_PLL).

1. For voltage values, please refer Section 19.7: SATA PHY electrical characteristics on page 348.

8.11 FDMA interface

Table 16. FDMA pins

Pin	Assignment	I/O	Voltage	Description	Comments
M26	FDMAREQ[0]	I/O	3.3	FDMA request	
N27	FDMAREQ[1]	I/O	3.3	FDMA request	
K26	FDMAREQ[2]	I/O	3.3	FDMA request	
L25	FDMAREQ[3]	I/O	3.3	FDMA request	

8.12 Programmable inputs/outputs (PIOs)

Note: All PIO pins are rated at 4 mA sink/source.

Table 17. PIO pins

Confidential

	FIO pills			
Pin	Assignment	I/O	Voltage	Description
AA27	PIO0[0]			
AB28	PIO0[1]			
AC27	PIO0[2]			
V27	PIO0[3]	- I/O	3.3	Programmable input/output bank0
AE27	PIO0[4]	1/0	3.5	
AB26	PIO0[5]			
AC25	PIO0[6]			
AD28	PIO0[7]			
AD30	PIO1[0]			
AB30	PIO1[1]			
AD26	PIO1[2]			
AD31	PIO1[3]	- I/O	3.3	Programmable input/output bank1
W29	PIO1[4]	1/0	3.5	
AC29	PIO1[5]			
W28	PIO1[6]			
AC30	PIO1[7]			



able input/output bank2	
able input/output bank2	
able input/output bank2	
able input/output bank2	
Programmable input/output bank3	
	Programmable input/output bank4
the include the set F	
Programmable input/output bank5	
able input/output banks	
able input/output banks	
apie input/output banks	

Table 17. PIO pins (continued)



Pin	Assignment	I/O	Voltage	Description
F9	PIO6[0]			
F11	PIO6[1]			
C8	PIO6[2]			
C9	PIO6[3]	- I/O	3.3	Drogrammable input/output here/6
E8	PIO6[4]		3.3	Programmable input/output bank6
D7	PIO6[5]			
G10	PIO6[6]			
H9	PIO6[7]			
D9	PIO7[0]			
A8	PIO7[1]			
B8	PIO7[2]			
C7	PIO7[3]	1/0	3.3	Programmable input/output bank7
AJ13	PIO7[4]			
AH13	PIO7[5]			
AJ12	PIO7[6]			
AL11	PIO7[7]			
AM11	PIO8[0]			
AK11	PIO8[1]			
AL12	PIO8[2]			
AE12	PIO8[3]	1/0	3.3	Dreammable input/output hard-0
AF13	PIO8[4]		3.3	Programmable input/output bank8
AK13	PIO8[5]			
AH14	PIO8[6]			
AJ14	PIO8[7]			
AJ15	PIO9[0]			
AL15	PIO9[1]	1		
AK12	PIO9[2]	7		
AF11	PIO9[3]	- I/O	3.3	Programmable input/output bank9
AH11	PIO9[4]		3.3	
AK15	PIO9[5]	7		
AG12	PIO9[6]]		
L30	PIO9[7]	7		



Pin	Assignment	I/O	Voltage	Description
AD15	PIO10[0]			
AH16	PIO10[1]			
AF16	PIO10[2]			
AE15	PIO10[3]			
AF14	PIO10[4]	- I/O	3.3	Programmable input/output bank10
AE17	PIO10[5]			
AG15	PIO10[6]			
AE13	PIO10[7]			
AG17	PIO11[0]			
AG14	PIO11[1]			
L31	PIO11[2]			
J30	PIO11[3]	- I/O	0.0	Programmable input/output heal/11
K30	PIO11[4]		3.3	Programmable input/output bank11
K32	PIO11[5]			
K31	PIO11[6]			
H30	PIO11[7]			
C4	PIO12[0]			
B3	PIO12[1]			
B4	PIO12[2]			
D4	PIO12[3]	1/0	3.3	Programmable input/output bank12
E6	PIO12[4]	1/0	3.5	
C5	PIO12[5]			
D5	PIO12[6]			
C6	PIO12[7]			
G8	PIO13[0]			
B7	PIO13[1]			
D6	PIO13[2]]		
F7	PIO13[3]	1/0	3.3	Programmable input/output bank13
E3	PIO13[4]	۳۵	3.3	
F3	PIO13[5]]		
E2	PIO13[6]			
E5	PIO13[7]]		

Table 17. PIO pins (continued)



Pin	Assignment	I/O	Voltage	Description
E4	PIO14[0]			
D1	PIO14[1]			
D3	PIO14[2]			
D2	PIO14[3]	1/0	3.3	Programmable input/output bank14
C2	PIO14[4]	7//0	3.3	
C1	PIO14[5]			
C3	PIO14[6]			
A3	PIO14[7]			
AA3	PIO15[0]			
AA4	PIO15[1]			
AA5	PIO15[2]			
W4	PIO15[3]	1/0	3.3	Programmable input/output bank15
AB8	PIO15[4]	1/0	3.5	
AA7	PIO15[5]			
M29	PIO15[6]			
M30	PIO15[7]			
H32	PIO16[0]			
H31	PIO16[1]			
G29	PIO16[2]			
G31	PIO16[3]		0.0	Drogrammable input/output heal/16
G30	PIO16[4]	- I/O	3.3	Programmable input/output bank16
L29	PIO16[5]			
M28	PIO16[6]			
J29	PIO16[7]			

Table 17. PIO pins (continued)



8.13 External memory interface (EMI)

Note: The various configurations of the EMI (SRAM, Flash, PCI) are shown in Section 9.4.

Pin	Assignment	I/O	Voltage	Description	Comments
H3	NOTEMICSA	I/O	3.3	Peripheral chip select A	
F4	NOTEMICSB	I/O	3.3	Peripheral chip select B	
G3	NOTEMICSC	I/O	3.3	Peripheral chip select C	
H6	NOTEMICSD	I/O	3.3	Peripheral chip select D	
K8	NOTEMICSE	I/O	3.3	Peripheral chip select E	
L7	NOTEMIBE[0]	I/O	3.3	External device detabus byte anable	
R6	NOTEMIBE[1]	1/0	3.3	External device databus byte enable	
L1	NOTEMIOE	O2	3.3	External device output enable	
T5	NOTEMILBA	I/O	3.3	Flash device load burst address	
H8	NOTEMIBAA	I/O	3.3	Flash burst address advanced	
J7	EMITREADYORWAIT	I/O	3.3	External memory device target ready indicator	
L2	EMIRDNOTWR	I/O	3.3	External read/write access indicator. Common to all devices.	
W6	EMIDATA[0]			External common data bus	
V2	EMIDATA[1]				
U6	EMIDATA[2]				
V3	EMIDATA[3]				
U3	EMIDATA[4]				
W8	EMIDATA[5]				
Т3	EMIDATA[6]				
V5	EMIDATA[7]	I/O	3.3		
V7	EMIDATA[8]	1/0	3.3		
W3	EMIDATA[9]				
W2	EMIDATA[10]				
U4	EMIDATA[11]				
V1	EMIDATA[12]				
T1	EMIDATA[13]				
T2	EMIDATA[14]				
R3	EMIDATA[15]				

Table 18. EMI pins



Pin	Assignment	I/O	Voltage	Description	Comments
H2	EMIADDR[1]				
H4	EMIADDR[2]				
J1	EMIADDR[3]				
K4	EMIADDR[4]				
JЗ	EMIADDR[5]				
J2	EMIADDR[6]				
K3	EMIADDR[7]				
L3	EMIADDR[8]				
M2	EMIADDR[9]				
M4	EMIADDR[10]				
K6	EMIADDR[11]				
J5	EMIADDR[12]				
N3	EMIADDR[13]	0	3.3	External common address bus	23-bit address ⁽¹⁾
М3	EMIADDR[14]				
N4	EMIADDR[15]				
P7	EMIADDR[16]				
R4	EMIADDR[17]				
L5	EMIADDR[18]				
T7	EMIADDR[19]				
P6	EMIADDR[20]				
M8	EMIADDR[21]				
N5	EMIADDR[22]				
P5	EMIADDR[23]				
P4	EMIADDR[24]				
R2	EMIADDR[25]				
G4	EMIFLASHCLK	I/O	3.3	Flash clock	
M6	EMIBUSREQ	I/O	3.3	Bus access request	For master/slave
R8	EMIBUSGNT	I/O	3.3	Bus access grant	configuration
U8	NANDWAIT		3.3		

Table 18.EMI pins (continued)

1. No pull-up. External resistors to define mode at boot.

176/410



Table 19. EMI pins as PIO alternates

Signal	I/O	Voltage	Description	Comments
EMI_SS_BUS_FREE_ACCESSPEND/ EMI_SS_BUS_FREE_OUT	I	3.3	Access Pending Flag	PIO15[2]
SPIBOOT_DATA_IN	I	3.3	SPI boot data in	PIO15[3]
SPIBOOT_DATA_OUT	0	3.3	SPI boot data out	PIO15[1]
SPIBOOT_CLOCK	0	3.3	SPI boot clock	PIO15[0]
SPIBOOT_CS	0	3.3	SPI boot chip select	PIO15[2]

Table 20. PCI pins as PIO alternates

Signal	I/O	Voltage	Description	Comments
PCI_LOCK_IN	I	3.3	PCI lock function	PIO7[0], PIO15[5]
PCI_INT_FROM_DEVICE[0]	I	3.3	PCI interrupt input (when host)	PIO6[0], PIO15[3]
PCI_INT_FROM_DEVICE[1]	I	3.3	PCI interrupt input (when host)	PIO6[1]
PCI_INT_FROM_DEVICE[2]	I	3.3	PCI interrupt input (when host)	PIO6[2]
PCI_INT_TO_HOST	0	3.3	PCI interrupt output (when device)	PIO6[0], PIO15[3]
PCI_RESETN_FROM_HOST_TO_DEV ICE	I	3.3	PCI reset input (when host)	PIO15[7]
PCI_SYSTEM_ERROR	0	3.3	PCI error flag	PIO15[4]
PCI_PME_IN	I	3.3	PCI PME function	PIO15[6]
PCI_BUS_GNT[1]	0	3.3	Bus access grant	PIO7[1]
PCI_BUS_GNT[2]	0	3.3	Bus access grant	PIO7[2]
PCI_BUS_REQ[1]	I	3.3	Bus access req	PIO6[5]
PCI_BUS_REQ[2]	I	3.3	Bus access req	PIO6[6]

8.14 Local memory interface

Table 21. LMI pins

Pin	Assignment	I/O	Voltage	Description	Comments
B21	LMICLK[0]	0	1.8	Clock to DDR0	
C21	NOTLMICLK[0]	0	1.8	Inverted clock to DDR0	
E12	LMICLK[1]	0	1.8	Clock to DDR1	
C11	NOTLMICLK[1]	0	1.8	Inverted clock to DDR1	
F14	NOTLMICS[0]	0	1.8	Chip select0	
F13	NOTLMICS[1]	0	1.8	Chip select1	



Doc ID 8265038 Rev 2

Pin	Assignment	I/O	Voltage	Description	Comments
H13	NOTLMIRAS	0	1.8	Row address strobe	
H14	NOTLMICAS	0	1.8	Column address strobe	
H25	NOTLMIWE	0	1.8	Write enable	
E15	LMIADDR[0]				
F23	LMIADDR[1]				
G15	LMIADDR[2]				
E22	LMIADDR[3]				
F16	LMIADDR[4]				
G22	LMIADDR[5]		1.8	Address	
H16	LMIADDR[6]				
F21	LMIADDR[7]				
E17	LMIADDR[8]				
H21	LMIADDR[9]				
H23	LMIADDR[10]				
G17	LMIADDR[11]				
G20	LMIADDR[12]				
F18	LMIADDR[13]				
	Ċ	Ŝ	,		

Table 21. LMI pins (continued)





Pin	Assignment	I/O	Voltage	Description	Comments
B22	LMIDATA[0]				
B29	LMIDATA[1]				
C23	LMIDATA[2]				
C29	LMIDATA[3]				
A30	LMIDATA[4]				
A22	LMIDATA[5]				
A29	LMIDATA[6]				
C22	LMIDATA[7]				
C25	LMIDATA[8]				
E27	LMIDATA[9]				
B25	LMIDATA[10]				
C28	LMIDATA[11]		1.8	Bidirectional data bus	
B28	LMIDATA[12]				
B24	LMIDATA[13]				
D28	LMIDATA[14]				
D25	LMIDATA[15]	I/O			
D12	LMIDATA[16]	"0	1.0		
D19	LMIDATA[17]				
D13	LMIDATA[18]				
D20	LMIDATA[19]				
C20	LMIDATA[20]				
C12	LMIDATA[21]				
E19	LMIDATA[22]				
E13	LMIDATA[23]				
C15	LMIDATA[24]				
B17	LMIDATA[25]				
A15	LMIDATA[26]				
C18	LMIDATA[27]				
B18	LMIDATA[28]				
B15	LMIDATA[29]				
D18	LMIDATA[30]				

Table 21.LMI pins (continued)



C14

LMIDATA[31]

Pin	Assignment	I/O	Voltage	Description	Comments
D27	LMIDATAMASK[0]				
C27	LMIDATAMASK[1]	0	1.8		
C17	LMIDATAMASK[2]		1.0	Data write mask	
A17	LMIDATAMASK[3]				
C30	LMIVREF[0]	I	1.8	SSTL reference voltage0	
G12	LMIVREF[1]	I	1.8	SSTL reference voltage1	
G26	LMICLKEN[0]	0	1.8	Memory clock enable	
G13	LMICLKEN[1]	0	1.8	Memory clock enable	
H18	ODT[0]	0	1.8	Memory on-die termination	
C31	ODT[1]	0	1.8	Memory on-die termination	
B30	LMI_COMP_REF	А	-	LMI compensation external resistor	
A31	LMI_COMP_GND	А	-	LMI compensation ground	
J14	LMIDUMMY[0]	А	-	LMI PCB track delay estimator	
K14	LMIDUMMY[1]	А	-	LMI PCB track delay estimator	
D23	LMIDQS[0]			Write/read data strobe	
D26	LMIDQS[1]	1/0	1.8		
D14	LMIDQS[2]	"0	1.0		
D16	LMIDQS[3]				
C24	LMIDQSN[0]				
C26	LMIDQSN[1]	1/0	1.8		
B14	LMIDQSN[2]	1/0	1.0	Write/read data strobe	
C16	LMIDQSN[3]				
E20	LMIBA[0]				
D21	LMIBA[1]	0	1.8	Bank select	
A24	LMIBA[2]				

Table 21. LMI pins (continued)

8.15 **Front end**

Table 22. Front-end interface pins

Pin	Assignment	Туре	Voltage	Description
AGC interface				
AM9	AGC1	O ⁽¹⁾		First sigma-delta output for AGC in dual AGC application (Open drain programmable)
AL9	AGC2	O ⁽¹⁾		Second sigma-delta output for AGC in dual AGC application (Open drain programmable)

180/410

Doc ID 8265038 Rev 2



Information classified Confidential - Do not copy (See last page for obligations)

Confidential

Pin	Assignment	Туре	Voltage	Description
Analog	interface		•	•
AM4	INM	Analog	1.5	Analog differential input
AL5	INP	Analog	1.5	Analog differential input
AL4	IREF	Analog		ADC reference current
AK5	REFM	Analog		
AM3	REFP	Analog		
Clocks	and resets	·		
AE8	NOT_RESET	I		Hardware reset – active low
AK8	XTAL_I	1		Crystal oscillator input/external clock
AL8	XTAL_O	0		Crystal oscillator output
AH9	AUX_CLK	I/O	1	Auxiliary clock derived from CKEXT by division (integer ratio)
I ² C inte	rface	·		
AE10	SCL	I		Serial clock
AK6	SCLT	0	$\boldsymbol{\mathcal{O}}$	SCL tuner (open drain)
AG10	SDA	1/0		Serial data (open drain)
AK7	SDAT	1/0		SDA tuner (open drain)
Interrup	ot and status pins			
AH4	ІТ	J/O ⁽¹⁾		Maskable interrupt triggered by a lock or unlock event in the de-interleaver sync detector or in the descrambler sync detector or by channel scanning (open-drain programmable)
AG3	LOCK	I/O ⁽¹⁾		Lock indicator (open-drain programmable)
Test int	erface			
AF2	TEST[0]	I		Reserved for test. Tie to ground for normal use.
AE2	TEST[1]	I		Reserved for test. Tie to ground for normal use.
AH3	TEST[2]	I		Reserved for test. Tie to ground for normal use.
AF4	TEST[3]	I		Reserved for test. Tie to ground for normal use.
AG4	TEST[4]	I	1	Reserved for test. Tie to ground for normal use.
AF3	TEST[5]	I	1	Reserved for test. Tie to ground for normal use.
AK4	TEST_MODE	I		Reserved for test. Tie to ground for normal use.
AF9	CK_TEST	1		Test clock. Tie to ground for normal use.

Table 22.	Front-end interface	pins	(continued)	
		pillo	(continucu)	,

1. Open-drain programmable. Open-drain programmable outputs can be configured by software to behave either as normal CMOS push-pull outputs, or as open-drain outputs.



8.16 Front-end transport stream output

Pin	Assignment	I/O	Voltage	Description
AC2	CLK_OUT	0		MPEG byte or bit clock
AD3	D_NOT_P	0		MPEG data valid/parity
AB6	DATA0	0		
AC7	DATA1	0		
AC5	DATA2	0		
AD8	DATA3	0		Parallel MPEG data bits [0:6]
AD6	DATA4	0		
AE5	DATA5	0		
AE7	DATA6	0		
AC3	DATA7	0		Serial MPEG data or parallel MPEG data (bit 7)
AD4	ERROR	0		MPEG packet error
AC1	STR_OUT	0)	MPEG first byte sync

Table 23. Front-end transport stream output pins

Note: All pins in the above table are tri-state capable outputs. The tri-state capable outputs can be disabled (high impedance) by software.

8.17 Ethernet

Confidential

Note: This Ethernet interface is an alternative of PIO bits. By default, the PIO is selected. To enable the Ethernet interface, the PIO setting must be done at boot (refer to Chapter 21: Alternate functions on PIO on page 364 for programming details).

Table 24.Mll interface pin mapping

Signal	I/O	Voltage	PIO mapping	Description	Comments					
MII_TXCLK	I	3.3	PIO9[2]	Timing reference for ETH_MII_TXEN and ETH_MII_TXD						
MII_TXEN	0	3.3	PIO8[2]	Indicates that the MAC is presenting nibbles on the MII for transmission						
MII_TXD[3]	0	3.3	PIO8[1]							
MII_TXD[2]	0	3.3	PIO8[0]	Data signals driven by the MAC						
MII_TXD[1]	0	3.3	PIO7[7]	Data signals driven by the MAC						
MII_TXD[0]	0	3.3	PIO7[6]							
MII_RXCLK	I	3.3	PIO8[5]	Timing reference for ETH_MII_RXDV, ETH_MII_RXER, and ETH_MII_RXD						



Signal	I/O	Voltage	PIO mapping	Description	Comments
MII_RXDV	I	3.3	PIO7[4]	Receive data valid	
MII_RXER	I	3.3	PIO7[5]	Receive error	
MII_RXD[3]	I	3.3	PIO9[1]		
MII_RXD[2]	I	3.3	PIO9[0]	Data signals that transition synchronously with respect to	
MII_RXD[1]	I	3.3	PIO8[7]	ETH_MII_RXCLK	
MII_RXD[0]	I	3.3	PIO8[6]		
MII_CRS	I	3.3	PIO9[4]	Asserted when either the transmit or receive medium is not idle	
MII_COL	I	3.3	PIO9[3]	Asserted on detection of a collision on the medium	
MII_MDC	0	3.3	PIO8[4]	Timing reference for transfer of information on the ETH_MII_MDIO signals	
MII_MDIO	I/O	3.3	PIO8[3]	Management Data input/output signal	
MII_MDINT	Ι	3.3	PIO9[6]	Management data interrupt from PHY	
MII_PHYCLK	0	3.3	PIO9[5]	PHY clock	

Table 24.	MII interface pin mapping (continued)
	1 11 5 ()

Table 25. RMII interface pin mapping

Signal	I/O	Voltage	PIO mapping	Description	Comments
RMII_TXEN	0	3.3	PIO8[2]	Indicates that the MAC is presenting nibbles on the MII for transmission	
RMII_TXD[1]	0	3.3	PIO7[7]	Data signals driven by the MAC	
RMII_TXD[0]	0	3.3	PIO7[6]	Data signals unven by the MAC	
RMII_RXD[1]	1	3.3	PIO8[7]	Data signals received by the MAC	
RMII_RXD[0]	I	3.3	PIO8[6]	Data signals received by the MAC	
RMII_CRSDV	I	3.3	PIO7[4]	Asserted when either the transmit or receive medium is not idle	
RMII_RXER	I	3.3	PIO7[5]		
RMII_MDC	0	3.3	PIO8[4]	Timing reference for transfer of information on the ETH_MII_MDIO signals	
RMII_MDIO	I/O	3.3	PIO8[3]	Management Data input/output signal	
RMII_MDINT	I	3.3	PIO9[6]	Management data interrupt from PHY	
RMII_REFCLK	I/O	3.3	PIO9[5]	Reference clock	



Confidential

8.18 USB 2.0 interface

Table 26. USB pins

Pin	Assignment	I/O	Voltage	Description	Comments
AM25	USB1DM	I/O	2.5	USB receive minus	
AL25	USB1DP	I/O	2.5	USB receive plus	
AH23	USB2DM	I/O	2.5	USB receive minus	
AG22	USB2DP	I/O	2.5	USB receive plus	
AK24	REXT ⁽¹⁾			External resistor	1.5 k Ω resistor

1. REXT is the USB reference USBREF.

Table 27. USB pin mapping

I	<u> </u>			
Signal	I/O	Voltage	Description	Assignment
USB1_PRT_OVCUR	I	3.3	USB 2.0 interface 1	PIO4[4], PIO12[5]
USB1_PRT_PWR	0	3.3		PIO4[5], PIO12[6]
USB2_PRT_OVCUR	I	3.3	USB 2.0 interface 2	PIO4[6]/PIO14[6]
USB2_PRT_PWR	0	3.3		PIO4[7]/PIO14[7]

8.19 Peripherals

8.19.1 DAA

Table 28. DAA pins

Pin	Assignment	I/O	Voltage	Description	Comments
K28	DAA_C1A	I/O	3.3	DAA differential data ⁽¹⁾	
L27	DAA_C2A	I/O	3.3	DAA differential data ⁽²⁾	

1. ISO-Link capacitors C1 and C2, (33 pF) should be as close to the line-side device as possible.

2. After satisfying the above, C1 and C2 should be as close to the embedded system-side DAA module as possible and no further than 6 inches away.

8.19.2 Asynchronous serial controller (ASC)

Table 29.	ASC / SCIF pins
-----------	-----------------

Signal	I/O	Voltage	Description	Comments			
ASC0							
UART0_RXD	I	3.3	ASC 0 receive signal	PIO0[1]			

184/410	Doc ID 8265038 Rev 2	~

Table 29. ASC / SC	able 29. ASC / SCIF plns (continued)						
Signal	I/O	Voltage	Description	Comments			
UART0_TXD	0	3.3	ASC 0 transmit signal	PIO0[0]			
UART0_CTS	I	3.3	ASC 0 clear to send signal	PIO0[4]			
UART0_RTS	0	3.3	ASC 0 request to send signal	PIO0[3]			
UART0_NOT_OE	0	3.3		PIO0[2]			
			ASC1				
UART1_RXD	I	3.3	ASC 1 receive signal	PIO1[1]			
UART1_TXD	0	3.3	ASC 1 transmit signal	PIO1[0]			
UART1_CTS	I	3.3	ASC 1 clear to send signal	PIO1[4]			
UART1_RTS	0	3.3	ASC 1 request to send signal	PIO1[3]			
			ASC2				
UART2_RXD	I	3.3	ASC 2 receive signal	PIO12[1], PIO4[1]			
UART2_TXD	0	3.3	ASC 2 transmit signal	PIO12[0], PIO4[0]			
UART2_CTS	I	3.3	ASC 2 clear to send signal	PIO12[2], PIO4[2]			
UART2_RTS	0	3.3	ASC 2 request to send signal	PIO12[3], PIO4[3]			
			ASC3				
UART3_RXD	I	3.3	ASC 3 receive signal	PIO5[1]			
UART3_TXD	0	3.3	ASC 3 transmit signal	PIO5[0]			
UART3_CTS	I	3.3	ASC 3 clear to send signal	PIO5[3]			
UART3_RTS	0	3.3	ASC 3 request to send signal	PIO5[2]			

Table 29. ASC / SCIF pins (continued)

8.19.3 Infrared transmitter/receiver

Table 30.Infrared transmitter/receiver pins

Signal	I/O	Voltage Description		Comments
IRB_IR_IN	I	3.3	IR data input	PIO3[0]
IRB_UHF_IN	1	3.3	UHF data input	PIO3[1]
IRB_IR_DATAOUT	0	3.3	IR data output	PIO3[2]
IRB_IR_DATAOUT_OD	0	3.3	IR data output. It is open drain.	PIO3[3]

8.19.4 Modem analog front-end interface (MAFE)

Table 31. MAFE pins

Signal	I/O	Voltage	Description	Comments
MAFE_HC1	0	3.3	Indicates a control/status exchange	PIO1[2]
MAFE_DOUT	0	3.3	Line for serially transmitting samples	PIO1[3]



Doc ID 8265038 Rev 2

Signal	I/O	I/O Voltage Description		Comments
MAFE_DIN	I	3.3	Line for serially receiving samples	PIO1[0]
MAFE_SCLK	I	3.3	Modem system clock	PIO1[1]
MAFE_FS	I	3.3	Start of a sampling period latched on falling edges of SCLK	PIO1[5]

Table 31. MAFE pins

8.19.5 Pulse width modulator (PWM)

Table 32. PWM pins

Signal	I/O	Voltage	Description	Comments			
PWM 0							
PWM_OUT0	0	3.3	3.3				
PWM_CAPTURE_IN0	I		PWM 0	PIO4[3]			
		P	WM 1				
PWM_OUT1	0	3.3		PIO13[1], PIO4[5]			
PWM_CAPTURE_IN1	I	3.3	PWM 1	PIO4[7]			
PWM_COMPARE_OUT1	0	3.3		PIO4[6]			

8.19.6 Smartcard

Table 33.Smartcard pins

Signal	1/0	I/O Voltage Description		Comments			
Smartcard 0							
SC0_EXTCLKIN	I	3.3	External clock	PIO0[2]			
SC0_CLKOUT	0	3.3	Clock for Smartcard from 100 MHz system clock	PIO0[3]			
SC0_DATAOUT	0	3.3	Serial data output	PIO0[0]			
SC0_DATAIN	I	3.3	Serial data input	PIO0[1]			
SC0_RESET	0	3.3	Serial data reset	PIO0[4]			
SC0_COND_VCC	0	3.3	VCC control flag	PIO0[5]			
SC0_COND_VPP	0	3.3	VPP control flag	PIO0[6]			
SCO_DETECT	I	3.3	Detection flag	PIO0[7]			
		Sma	artcard 1				
SC1_EXTCLKIN	I	3.3	External clock	PIO1[2]			
SC1_CLKOUT	0	3.3	Clock for Smartcard from 100MHz system clock	PIO1[3]			
SC1_DATAOUT	0	3.3	Serial data output	PIO1[0]			

186/410



Signal	I/O	Voltage	Description	Comments
SC1_DATAIN	I	3.3	Serial data input	PIO1[1]
SC1_RESET	0	3.3	Serial data reset	PIO1[4]
SC1_COND_VCC	0	3.3	VCC control flag	PIO1[5]
SC1_COND_VPP	0	3.3	VPP control flag	PIO1[6]
SC1_DETECT	I	3.3	Detection flag	PIO1[7]

Table 33. **Smartcard pins**

8.19.7 Synchronous serial controller (SSC)

Table 34. SSC pins									
Signal	I/O	Voltage	Description	Comments					
	SSC 0								
SSC0_SCL	I/O	3.3	SSC 0 serial clock	PIO2[2]					
SSC0_MTSR/SSC0_MR ST	I/O	3.3	SSC 0 data: master transmit, slave receive/master receive, slave transmit (half duplex mode for example I ² C)	PIO2[3]					
SSC0_MRST	I/O	3.3	SSC 0 data: master receive, slave transmit (full duplex mode)	PIO2[4]					
			SSC 1						
SSC1_SCL	I/O	3.3	SSC 1 serial clock	PIO2[5]					
SSC1_MTSR/SSC1_MR ST	I/O	3.3	SSC 1 data: master transmit, slave receive/master receive, slave transmit (half duplex mode for example I ² C)	PIO2[6]					
SSC1_MRST	1/0	3.3	SSC 1 data: master receive, slave transmit (full duplex mode)	PIO2[7]					
			SSC 2						
SSC2_SCL	I/O	3.3	SSC 2 serial clock	PIO3[4], PIO12[0], PIO13[4]					
SSC2_MTSR/SSC2_MR ST	I/O	3.3	SSC 2 data: master transmit, slave receive/master receive, slave transmit (half duplex mode for example I ² C)	PIO2[0], PIO3[5], PIO12[1], PIO13[5]					
SSC 3									
SSC3_SCL	I/O	3.3	SSC 3 serial clock	PIO3[6], PIO13[2], PIO13[6]					
SSC3_MTSR/SSC3_MR ST	I/O	3.3	SSC3 data: master transmit, slave receive/master receive, slave transmit (half duplex mode for example I ² C)	PIO2[1], PIO3[7], PIO13[3], PIO13[7]					

Key Scanner (KS) 8.19.8



Table 35. KS pins

Signal	I/O	Voltage	Description	Comments
KEY_SCAN_OUT[0]		3.3		PIO7[0], PIO5[0]
KEY_SCAN_OUT[1]	0		Koy Scoppor outpute	PIO7[1], PIO5[1]
KEY_SCAN_OUT[2]			Key Scanner outputs	PIO7[2], PIO5[2]
KEY_SCAN_OUT[3]				PIO7[3], PIO5[3]
KEY_SCAN_IN[0]			Key Scanner inputs	PIO5[4]
KEY_SCAN_IN[1]	1.	3.3		PIO5[5]
KEY_SCAN_IN[2]				PIO5[6]
KEY_SCAN_IN[3]				PIO5[7]

188/410



8.20 Pad reset conditions

Table 36 describes the pad reset conditions.

Table 36.Pad reset conditions

Ball/Signal name	Functional	Pad reset	conditions		
J	direction	I/O	Reset value	Pull up/pull down	
		System			
SYSCLKIN	I	-	1	-	
SYSCLKOSC	I/O	-	0	-	
NOTASEBRK	I/O	I	1	Pull-up	
TRIGGERIN	I	I	0	Pull-down	
TRIGGEROUT	0	0	0	Pull-down	
SYSITRQ[3:0]	I/O	I	0	Pull-down	
NMI	I	I	0	Pull-down	
WDOGRSTOUT	0	0	1	Pull-down	
SYSCLKOUT	0	I	1	Pull-down	
SYSCLKINALT	I	I	0	Pull-down	
FDMAREQ[3:0]	I/O	I	0	-	
NOTRESETIN	I	I	1	-	
		JTAG			
TDI	1	I	0	Pull-up	
TMS	I	I	0	Pull-up	
ТСК	1	I	0	-	
NOTTRST	I	I	1	Pull-up	
TDO	0	0	1	-	
		EMI			
NOTEMICSA	I/O	I	1	Pull-up	
NOTEMICSB	I/O	I	1	Pull-up	
NOTEMICSC	I/O	I	1	Pull-up	
NOTEMICSD	I/O	I	1	Pull-up	
NOTEMICSE	I/O	I	1	Pull-up	
NOTEMIBE[1:0]	I/O	I	1	Pull-up	
NOTEMIOE	0	0	1	Pull-up	
NOTEMILBA	I/O	I	1	Pull-up	
NOTEMIBAA	I/O	I	1	Pull-up	



Confidential

Ball/Signal name	Functional direction			
	unection	I/O	Reset value	Pull up/pull down
EMIREADYORWAIT	I/O	1	0	Pull-down
NANDWAIT	I	I	1	Pull-up
EMIRDNOTWR	I/O	I	1	Pull-up
EMIDATA[15:0]	I/O	I	0	Pull-down
EMIADDR[16:1]	I/O	I	1	Pull-up
EMIADDR[25:17]	I/O	I	1	Pull-up
EMIFLASHCLK	I/O	I	0	Pull-down
EMIBUSREQ	I/O	1	0	Pull-down
EMIBUSGNT	I/O	0	0	Pull-down
	•	PIO		-
PIO0[7:0]	I/O	1	1	Weak pull-up
PIO1[7:0]	I/O	I	1	Weak pull-up
PIO2[7:0]	I/O	I	1	Weak pull-up
PIO3[7:0]	I/O	I	1	Weak pull-up
PIO4[7:0]	I/O	I	1	Weak pull-up
PIO5[7:0]	I/O	I	1	Weak pull-up
PIO6[7:0]	I/O	I	1	Weak pull-up
PIO7[7:4]	I/O	I	x	Weak pull-up
PIO7[3:0]	I/O	I	1	Weak pull-up
PIO8[7:6]	I/O	I	x	Weak pull-up
PIO8[5]	I/O	I	1	Weak pull-up
PIO8[4:0]	I/O	I	x	Weak pull-up
PIO9[7]	I/O	I	0	Weak pull-up
PIO9[6]	I/O	I	x	Weak pull-up
PIO9[5:2]	I/O	1	1	Weak pull-up
PIO9[1:0]	I/O	1	x	Weak pull-up
PIO10[7:0]	I/O	1	1	Weak pull-up
PIO11[7:0]	I/O	1	1	Weak pull-up
PIO12[7:0]	I/O	1	1	Weak pull-up
PIO13[7:0]	I/O	1	1	Weak pull-up
PIO14[7:0]	I/O	1	1	Weak pull-up
PIO15[3:0]	I/O	0	0	-

Table 36. Pad reset conditions (continued)

190/410



Ball/Signal name	Functional direction	Pad reset		
	uncetion	I/O	Reset value	Pull up/pull down
PIO15[7:6]	I/O	1	0	Weak pull-up
PIO15[5:4]	I/O	I	1	Weak pull-up
PIO16[7:5]	I/O	I	1	-
PIO16[4:0]	I/O	1	x	Weak pull-up

Table 36. Pad reset conditions (continued)



Confidential

9 Basic chip operating modes and multiplexing scenarios

The STi7197 has one basic chip operating mode. However, other chip operating modes are supported through pad multiplexing.

Following interfaces include ball multiplexing:

- Ethernet interface, which can support MII and ReducedMII(RMII)
- External memory interface (EMI), valid in several operating modes, attached to various types of devices

9.1 Transport interfaces multiplexing

The PIO multiplexing used for transport interfaces can be configured in the following ways:

- serial transport stream inputs: up to four serial IN (mapping details in Table 37)
- parallel transport stream inputs/output: one parallel IN/OUT and two parallel IN (mapping details in *Table 38*)



Pin	Parameter	Interface	Details
·	Name		TSIN0SER/DATA[7]
	Description		Transport stream0 serial data input
PIO13[4]	Direction		1
	Configuration		No configuration is required
	Name		TSIN0BYTECLK
	Description		Transport stream0 data clock input/output
	Direction		В
PIO13[5]	Configuration	Serial transport	For OUTPUT selection: Config register: <i>SYSTEM_CONFIG49</i> [23:0] Config bus: PIO13_ALTFOP[2:0]_MUX_SEL_BUS[5]=0x000 For INPUT selection: No configuration is required
	Name	stream	TSIN0BYTECLKVALID
	Description	input 0	Transport stream0 data valid input
PIO13[6]	Direction		1
	Configuration		No configuration is required
	Name		TSIN0ERROR
PIO13[7]	Description		Transport stream0 data error input
FI013[7]	Direction		1
	Configuration		No configuration is required
	Name		TSIN0PACKETCLK
PIO14[0]	Description		Transport stream0 packet clock input
	Direction		1
	Configuration		No configuration is required

 Table 37.
 STi7197 Serial Transport Stream inputs mapping



Pin	Parameter	Interface	Details
	Name		TSIN1SER/DATA[7]
	Description		Transport stream1 serial data input
	Direction		1
PIO12[0]/ PIO15[4]	Configuration		For INPUT selection: Config register: <i>SYSTEM_CONFIG4</i> [31:0] Config bus: when PIO12[0], <i>SYSTEM_CONFIG4</i> [9] = 0 when PIO15[4], <i>SYSTEM_CONFIG4</i> [9] = 1
	Name		TSIN1BYTECLK
	Description		Transport stream1 data clock input/output
	Direction		
PIO12[1]/ PIO15[1]	Configuration	Serial transport stream input 1	For INPUT selection: Config register: <i>SYSTEM_CONFIG4</i> [31:0] Config bus: when PIO12[1], <i>SYSTEM_CONFIG4</i> [9] = 0 when PIO15[1], <i>SYSTEM_CONFIG4</i> [9] = 1
	Name		TSIN1BYTECLKVALID
	Description		Transport stream1 data valid input
	Direction		-
PIO12[2]/ PIO15[2]	Configuration		For INPUT selection: Config register: <i>SYSTEM_CONFIG4</i> [31:0] Config bus: when PIO12[2], <i>SYSTEM_CONFIG4</i> [9] = 0 when PIO15[2], <i>SYSTEM_CONFIG4</i> [9] = 1
	Name		TSIN1ERROR
	Description		Transport stream1 data error input
	Direction		-
PIO12[3]/ PIO15[3]	Configuration		For INPUT selection: Config register: <i>SYSTEM_CONFIG4</i> [31:0] Config bus: when PIO12[3], <i>SYSTEM_CONFIG4</i> [9] = 0 when PIO15[3], <i>SYSTEM_CONFIG4</i> [9] = 1
	Name		TSIN1PACKETCLK
	Description	•	Transport stream1 packet clock input
	Direction		
PIO12[4]/ PIO15[0]	Configuration		For INPUT selection: Config register: <i>SYSTEM_CONFIG4</i> [31:0] Config bus: when PIO12[4], <i>SYSTEM_CONFIG4</i> [9] = 0 when PIO15[0], <i>SYSTEM_CONFIG4</i> [9] = 1

 Table 37.
 STi7197 Serial Transport Stream inputs mapping (continued)





Pin	Parameter	Interface	Details
	Name		TSIN2SER/DATA[7]
	Description		Transport stream2 serial data input
	Direction		1
PIO14[1]/ PIO6[0]	Configuration		For INPUT selection: Config register: <i>SYSTEM_CONFIG4</i> [31:0] Config bus: when PIO6[0], <i>SYSTEM_CONFIG4</i> [10] = 0 when PIO14[1], <i>SYSTEM_CONFIG4</i> [10] = 1
	Name		TSIN2BYTECLK
	Description		Transport stream2 data clock input
	Direction	•	
PIO14[2]/ PIO6[1]	Configuration	Serial transport stream input 2	For INPUT selection: Config register: <i>SYSTEM_CONFIG4</i> [31:0] Config bus: when PIO6[1], <i>SYSTEM_CONFIG4</i> [10] = 0 when PIO14[2], <i>SYSTEM_CONFIG4</i> [10] = 1
	Name		TSIN2BYTECLKVALID
	Description		Transport stream2 data valid input
	Direction		1
PIO14[3]/ PIO6[2]	Configuration		For INPUT selection: Config register: <i>SYSTEM_CONFIG4</i> [31:0] Config bus: when PIO6[2], <i>SYSTEM_CONFIG4</i> [10] = 0 when PIO14[3], <i>SYSTEM_CONFIG4</i> [10] = 1
	Name		TSIN2ERROR
	Description		Transport stream2 data error input
	Direction		1
PIO14[4]/ PIO6[3]	Configuration	ion	For INPUT selection: Config register: <i>SYSTEM_CONFIG4</i> [31:0] Config bus: when PIO6[3], <i>SYSTEM_CONFIG4</i> [10] = 0 when PIO14[4], <i>SYSTEM_CONFIG4</i> [10] = 1
	Name		TSIN2PACKETCLK
	Description	1	Transport stream2 packet clock input
	Direction	1	1
PIO14[5]/ PIO6[4]	Configuration		For INPUT selection: Config register: <i>SYSTEM_CONFIG4</i> [31:0] Config bus: when PIO6[4], <i>SYSTEM_CONFIG4</i> [10] = 0 when PIO14[5], <i>SYSTEM_CONFIG4</i> [10] = 1

 Table 37.
 STi7197 Serial Transport Stream inputs mapping (continued)

Confidential



Pin	Parameter	Interface	Details
	Name		TSIN3SER/DATA[7]
	Description		Transport stream3 serial data input
PIO12[5]	Direction		1
	Configuration		No configuration is required
	Name		TSIN3BYTECLK
	Description		Transport stream3 data clock input/output
PIO12[6]	Direction		1
	Configuration		No configuration is required
	Name	Quital	TSIN3BYTECLKVALID
	Description	Serial transport	Transport STREAM3 data valid input
PIO12[7]	Direction	stream	
	Configuration	Input 3	No configuration is required
	Name		TSIN3ERROR
	Description	0	Transport stream3 data error input
PIO13[0]	Direction		l
	Configuration		No configuration is required
	Name		TSIN3PACKETCLK
	Description		Transport stream3 packet clock input
PIO13[1]	Direction		l
	Configuration		No configuration is required
	0		·

 Table 37.
 STi7197 Serial Transport Stream inputs mapping (continued)



Pin	Parameter	Interface	Details
	Name		TSIN0DATA[7]
	Description		Transport stream0 parallel data input
PIO13[4]	Direction		l
	Configuration		No configuration is required
	Name		TSIN0BYTECLK
	Description		Transport stream0 data clock input/output
	Direction		В
PIO13[5] Co	Configuration	Parallel transport	For OUTPUT selection: Config register: <i>SYSTEM_CONFIG49</i> [23:0] Config bus: PIO13_ALTFOP[2:0]_MUX_SEL_BUS[5]=0x000
	Name		TSINOBYTECLKVALID
PIO13[6]	Description	stream input 0	Transport stream0 data valid input
	Direction		L
	Configuration		No configuration is required
	Name		TSIN0ERROR
PIO13[7]	Description		Transport stream0 data error input
	Direction		I
	Configuration		No configuration is required
	Name	-	TSIN0PACKETCLK
PIO14[0]	Description		Transport stream0 packet clock input
	Direction		I
	Configuration		No configuration is required

 Table 38.
 STi7197 Parallel Transport Stream inputs/output mapping



Pin	Parameter	Interface	Details
	Name		TSIN0DATA[6]
	Description		Transport stream0 parallel data input
PIO14[1]	Direction		l
	Configuration		No configuration is required
	Name		TSIN0DATA[5]
	Description		Transport stream0 parallel data input
PIO14[2]	Direction		1
	Configuration		No configuration is required
	Name		TSIN0DATA[4]
	Description		Transport stream0 parallel data input
PIO14[3]	Direction		
	Configuration		No configuration is required
	Name	Parallel transport stream	TSIN0DATA[3]
	Description		Transport stream0 parallel data input
PIO14[4]	Direction		1
	Configuration	input 0	No configuration is required
	Name		TSIN0DATA[2]
	Description		Transport stream0 parallel data input
PIO14[5]	Direction		1
	Configuration		No configuration is required
	Name		TSIN0DATA[1]
PIO14[6]	Description		Transport stream0 parallel data input
	Direction		1
	Configuration		No configuration is required
	Name		TSIN0DATA[0]
	Description		Transport stream0 parallel data input
PIO14[7]	Direction		1
	Configuration		No configuration is required

 Table 38.
 STi7197 Parallel Transport Stream inputs/output mapping (continued)



Pin	Parameter	Interface	Details
	Name		TSIN1DATA[7]/TSOUTDATA[7]
	Description		Transport STREAM1 parallel data input/output
	Direction		В
PIO12[0]			For OUTPUT selection:
			Config register: SYSTEM_CONFIG48[23:0]
	Configuration		Config bus:
			PIO12_ALTFOP[2:0]_MUX_SEL_BUS[0]=0x000
			PIO12_ALTFOP[2:0]_MUX_SEL_BUS[0]=0x001
	Name		TSIN1BYTECLK/TSOUTBYTECLK
	Description		Transport stream1 data clock input/output
	Direction		в
PIO12[1]			For OUTPUT selection:
		Parallel transport stream input 1/ output 0	Config register: SYSTEM_CONFIG48[23:0]
	Configuration		Config bus:
			PIO12_ALTFOP[2:0]_MUX_SEL_BUS[1]=0x000
			PIO12_ALTFOP[2:0]_MUX_SEL_BUS[1]=0x001
	Name		TSIN1BYTECLKVALID/TSOUTBYTECLKVALID
	Description		Transport stream1 data valid input/output
	Direction		В
PIO12[2]			For OUTPUT selection:
	Configuration		Config register: SYSTEM_CONFIG48[23:0]
			Config bus:
			PIO12_ALTFOP[2:0]_MUX_SEL_BUS[2]=0x000
			PIO12_ALTFOP[2:0]_MUX_SEL_BUS[2]=0x001
	Name		TSIN1ERROR/TSOUTERROR
	Description		Transport stream1 data error input/output
	Direction		В
PIO12[3]			For OUTPUT selection:
			Config register: SYSTEM_CONFIG48[23:0]
	Configuration		Config bus:
			PIO12_ALTFOP[2:0]_MUX_SEL_BUS[3]=0x000
			PIO12_ALTFOP[2:0]_MUX_SEL_BUS[3]=0x001
	Name		TSIN1PACKETCLK
PIO12[4]	Description		Transport stream1 packet clock input/output
1012[4]	Direction		1
	Configuration		No configuration is required

 Table 38.
 STi7197 Parallel Transport Stream inputs/output mapping (continued)



Pin	Parameter	Interface	Details
	Name		TSIN1DATA[6]/TSOUTDATA[6]
	Description		Transport stream1 parallel data input/output
	Direction		В
PIO12[5]			For OUTPUT selection:
			Config register: SYSTEM_CONFIG48[23:0]
	Configuration		
			PIO12_ALTFOP[2:0]_MUX_SEL_BUS[5]=0x000 PIO12_ALTFOP[2:0]_MUX_SEL_BUS[5]=0x001
	Name		TSIN1DATA[5]/TSOUTDATA[5]
	Description		Transport stream1 serial data input/output
	Direction		в
PIO12[6]			For OUTPUT selection:
			Config register: SYSTEM_CONFIG48[23:0]
	Configuration		Config bus:
			PIO12_ALTFOP[2:0]_MUX_SEL_BUS[6]=0x000
			PIO12_ALTFOP[2:0]_MUX_SEL_BUS[6]=0x001
	Name	Parallel transport stream	TSIN1DATA[4]/TSOUTDATA[4]
	Description		Transport stream1 parallel data input/output
	Direction		В
PIO12[7]	Configuration		For OUTPUT selection:
		input 1/ output 0	Config register: <i>SYSTEM_CONFIG48</i> [23:0] Config bus:
			PIO12_ALTFOP[2:0]_MUX_SEL_BUS[7]=0x000
			PIO12_ALTFOP[2:0]_MUX_SEL_BUS[7]=0x001
	Name		TSIN1DATA[3]/TSOUTDATA[3]
	Description		Transport STREAM1 parallel data input
	Direction		В
PIO13[0]			For OUTPUT selection:
			Config register: SYSTEM_CONFIG49[23:0]
	Configuration		Config bus:
			PIO13_ALTFOP[2:0]_MUX_SEL_BUS[0]=0x000 PIO13_ALTFOP[2:0]_MUX_SEL_BUS[0]=0x001
	Name		TSIN1DATA[2]/TSOUTDATA[2]
	Description		Transport stream1 parallel data input
	Direction	1	В
PIO13[1]		1	For OUTPUT selection:
•[']			Config register: SYSTEM_CONFIG49[23:0]
	Configuration		Config bus:
			PIO13_ALTFOP[2:0]_MUX_SEL_BUS[1]=0x000
			PIO13_ALTFOP[2:0]_MUX_SEL_BUS[1]=0x001

 Table 38.
 STi7197 Parallel Transport Stream inputs/output mapping (continued)

200/410

Doc ID 8265038 Rev 2



Pin	Parameter	Interface	Details
	Name		TSIN1DATA[1]/TSOUTDATA[1]
	Description		Transport stream1 parallel data input
	Direction		В
PIO13[2]	Configuration		For OUTPUT selection: Config register: <i>SYSTEM_CONFIG49</i> [23:0] Config bus: PIO13_ALTFOP[2:0]_MUX_SEL_BUS[2]=0x000 PIO13_ALTFOP[2:0]_MUX_SEL_BUS[2]=0x001
	Name		TSIN1DATA[0]/TSOUTDATA[0]
	Description		Transport stream1 parallel data input
	Direction		В
PIO13[3]	Configuration		For OUTPUT selection: Config register: <i>SYSTEM_CONFIG49</i> [23:0] Config bus: PIO13_ALTFOP[2:0]_MUX_SEL_BUS[3]=0x000 PIO13_ALTFOP[2:0]_MUX_SEL_BUS[3]=0x001

 Table 38.
 STi7197 Parallel Transport Stream inputs/output mapping (continued)



Pin	Parameter	Interface	Details
	Name		TSIN2SER/DATA[7]
	Description		Transport stream2 parallel data input
	Direction		1
PIO14[1]/ PIO6[0]	Configuration		For INPUT selection: Config register: <i>SYSTEM_CONFIG4</i> [31:0] Config bus: when PIO6[0], <i>SYSTEM_CONFIG4</i> [10] = 0 when PIO14[1], <i>SYSTEM_CONFIG4</i> [10] = 1
	Name		TSIN2BYTECLK
	Description		Transport stream2 data clock input
	Direction		
PIO14[2]/ PIO6[1]	Configuration		For INPUT selection: Config register: <i>SYSTEM_CONFIG4</i> [31:0] Config bus: when PIO6[1], <i>SYSTEM_CONFIG4</i> [10] = 0 when PIO14[2], <i>SYSTEM_CONFIG4</i> [10] = 1
	Name		TSIN2BYTECLKVALID
	Description	Parallel transport stream input 2	Transport stream2 data valid input
	Direction		1
PIO14[3]/ PIO6[2]	Configuration		For INPUT selection: Config register: <i>SYSTEM_CONFIG4</i> [31:0] Config bus: when PIO6[2], <i>SYSTEM_CONFIG4</i> [10] = 0 when PIO14[3], <i>SYSTEM_CONFIG4</i> [10] = 1
	Name		TSIN2ERROR
	Description		Transport stream2 data error input
	Direction		1
PIO14[4]/ PIO6[3]	Configuration		For INPUT selection: Config register: <i>SYSTEM_CONFIG4</i> [31:0] Config bus: when PIO6[3], <i>SYSTEM_CONFIG4</i> [10] = 0 when PIO14[4], <i>SYSTEM_CONFIG4</i> [10] = 1
	Name		TSIN2PACKETCLK
	Description	1	Transport stream2 packet clock input
	Direction		
PIO14[5]/ PIO6[4]	Configuration		For INPUT selection: Config register: <i>SYSTEM_CONFIG4</i> [31:0] Config bus: when PIO6[4], <i>SYSTEM_CONFIG4</i> [10] = 0 when PIO14[5], <i>SYSTEM_CONFIG4</i> [10] = 1

 Table 38.
 STi7197 Parallel Transport Stream inputs/output mapping (continued)

202/410



Pin	Parameter	Interface	Details
	Name		TSIN2DATA[6]
	Description		Transport stream2 parallel data input
PIO6[5]	Direction		l
	Configuration		No configuration is required
	Name		TSIN2DATA[5]
	Description		Transport stream2 parallel data input
PIO6[6]	Direction		l
	Configuration		No configuration is required
	Name		TSIN2DATA[4]
	Description		Transport stream2 parallel data input
PIO6[7]	Direction	Parallel transport stream input 2	
	Configuration		No configuration is required
	Name		TSIN2DATA[3]
PIO7[0]	Description		Transport stream2 parallel data input
	Direction		1
	Configuration		No configuration is required
	Name		TSIN2DATA[2]
PIO7[1]	Description		Transport stream2 parallel data input
FIO/[I]	Direction		I
	Configuration		No configuration is required
	Name		TSIN2DATA[1]
PIO7[2]	Description		Transport stream2 parallel data input
FIU/[2]	Direction		I
	Configuration		No configuration is required
	Name		TSIN2DATA[0]
PIO7[3]	Description		Transport stream2 parallel data input
	Direction		1
	Configuration		No configuration is required

 Table 38.
 STi7197 Parallel Transport Stream inputs/output mapping (continued)

STi7197

9.2 Ethernet interface multiplexing in standard mode

The Ethernet interface can be configured in the following ways:

- MII mode
- RMII mode

The mapping is shown in *Table 39*.

Table 39.	STi7197 Ethernet muxing	details	(in standard mode)
			(

Pin	Parameter	Configuration0	Configuration1
		Ethernet MII mode	Ethernet RMII mode
	Configuration	<i>SYSTEM_CONFIGT</i> [16] =1 <i>SYSTEM_CONFIGT</i> [18] =1 <i>SYSTEM_CONFIGT</i> [26:25] =00	<i>SYSTEM_CONFIG7</i> [16] =1 <i>SYSTEM_CONFIG7</i> [18] =0 <i>SYSTEM_CONFIG7</i> [26:25] =01
ETH_MII_TXCLK	Name	ETH_MII_TXCLK	-
	Description	Transmit clock	-
	Direction		-
ETH_MII_TXEN	Name	ETH_MII_TXEN	ETH_RMII_TXEN
	Description	Transmit enable flag	Transmit enable flag
	Direction	0	0
ETH_MII_TXD[3]	Name	ETH_MII_TXD[3]	-
	Description	Transmit data BIT3	-
	Direction	0	-
ETH_MII_TXD[2]	Name	ETH_MII_TXD[2]	-
	Description	Transmit data BIT2	-
	Direction	0	-
ETH_MII_TXD[1]	Name	ETH_MII_TXD[1]	ETH_RMII_TXD[1]
	Description	Transmit data BIT1	Transmit data BIT1
	Direction	0	0
ETH_MII_TXD[0]	Name	ETH_MII_TXD[0]	ETH_RMII_TXD[0]
	Description	Transmit data BIT0	Transmit data BIT0
	Direction	0	0
ETH_MII_RXCLK	Name	ETH_MII_RXCLK	-
	Description	Receive clock	-
	Direction	1	-
ETH_MII_RXDV	Name	ETH_MII_RXDV	ETH_RMII_CRSDV
	Description	Receive data valid flag	Receive data valid flag
	Direction	1	1
ETH_MII_RXER	Name	ETH_MII_RXER	ETH_RMII_RXER
	Description	Receive data error flag	Receive data error flag

204/410

Doc ID 8265038 Rev 2




Pin	Parameter	Configuration0	Configuration1
	Direction	1	1
ETH_MII_RXD[3]	Name	ETH_MII_RXD[3]	-
	Description	Receive data BIT3	-
	Direction	1	-
ETH_MII_RXD[2]	Name	ETH_MII_RXD[2]	-
	Description	Receive data BIT2	-
	Direction	1	-
ETH_MII_RXD[1]	Name	ETH_MII_RXD[1]	ETH_RMII_RXD[1]
	Description	Receive data BIT1	Receive data BIT1
	Direction	1	1
ETH_MII_RXD[0]	Name	ETH_MII_RXD[0]	ETH_RMII_RXD[0]
	Description	Receive data BIT0	Receive data BIT0
	Direction	1	1
ETH_MII_CRS	Name	ETH_MII_CRS	-
	Description	Carrier sense flag	-
	Direction		-
ETH_MII_COL	Name	ETH_MII_COL	-
	Description	Carrier collision detect flag	-
	Direction	1	-
ETH_MII_MDC	Name	ETH_MII_MDC	ETH_RMII_MDC
	Description	Management data clock	Management data clock
	Direction	0	0
ETH_MII_MDIO	Name	ETH_MII_MDIO	ETH_RMII_MDIO
	Description	Management data	Management data
	Direction	В	В
ETH_MII_MDINT	Name	ETH_MII_MDINT	ETH_RMII_MDINT
	Description	Management data interrupt	Management data interrupt
	Direction	1	1
ETH_MII_PHYCLK	Name	ETH_MII_PHYCLK	ETH_RMII_PHYCLK
	Description	PHY clock	PHY clock
	Direction	0	0


Table 39.	STi7197 Ethernet muxing	ı details (i	in standard mode)	(continued)
		,		(0011111000)



9.3 DVB common interface (DVB-CI) transport mode

In the DVB common interface mode, the transport stream is demodulated by the front-end subsystem, sent to the external DVB-CI decryption module through the transport interface (in parallel mode) and sent back again (in parallel mode) to the STi7197.





Details of transport interface mapping on PIOs are provided in *Section 9.1: Transport interfaces multiplexing* and *Table 38.*

Refer to Section 9.4.6: DVB-CI modes for DVB-CI mapping on EMI pads.



Confidential

STi7197

9.4 External memory interface (EMI) operating modes

The EMI can support the following device types, each one associated with different pin mappings:

- 1. Peripheral/SRAM on page 207
- 2. Asynchronous NOR-FLASH on page 207
- 3. Synchronous NOR-FLASH on page 208
- 4. NAND-FLASH on page 209
- 5. Serial FLASH on page 210
- 6. DVB-CI on page 210
- 7. ATAPI-PIO on page 211
- 8. PCI on *page 211*
- 9. Multi-Chip; independent from all other modes (except PCI) on page 212

9.4.1 Peripheral/SRAM mode

Table 40. EMI peripheral/SRAM mode: pin mapping

EMI assignment	Peripheral/SRAM mode assignment	I/O	Voltage	Description
NOTEMICSE,D,C,B,A	NOTEMICSE,D,C,B,A	0	3.3	Peripheral chip select E,D,C,B,A
NOTEMIBE[1:0]	NOTEMIBE[1:0]	0	3.3	External device databus byte enable
NOTEMIOE	NOTEMIOE	0	3.3	External device output enable
EMITREADYORWAIT	EMITREADYORWAIT	I	3.3	External memory device target ready indicator
EMIRDNOTWR	EMIRDNOTWR	0	3.3	External read/write access indicator. Common to all devices.
EMIDATA[15:0]	EMIDATA[0]	I/O	3.3	External common databus
EMIADDR[25:1]	EMIADDR[25:1]	0	3.3	External common address bus

Note: NOTEMILBA, NOTEMIBAA, EMINANDREADYNOTBUSY, and EMIFLASHCLK are not used.

9.4.2 Asynchronous NOR-Flash mode

Table 41. EMI asynchronous NOR-Flash mode: pin mapping

EMI assignment	Asynchronous NOR-Flash mode assignment	I/O	Voltage	Description
NOTEMICSE,D,C,B,A	NOTEMICSE,D,C,B,A	0	3.3	Chip select E,D,C,B,A
NOTEMIOE	NOTEMIOE	0	3.3	External device output enable
EMITREADYORWAIT	EMITREADYORWAIT	I	3.3	External memory device target ready indicator



EMI assignment	Asynchronous NOR-Flash mode assignment	I/O	Voltage	Description	
EMIRDNOTWR	EMIRDNOTWR	0	3.3	External read/write access indicator. Common to all devices.	
EMIDATA[15:0]	EMIDATA[15:0]	I/O	3.3	External common databus	
EMIADDR[25:1]	EMIADDR[24:0]	0	3.3	External common address bus	

Table 41. EMI asynchronous NOR-Flash mode: pin mapping (continued)

Note: NOTEMILBA, NOTEMIBAA, EMINANDREADYNOTBUSY, and EMIFLASHCLK are not used.

9.4.3 Synchronous NOR-Flash mode

Table 42. EMI synchronous NOR-Flash mode: pin mapping					
EMI assignment	Synchronous NOR-Flash mode assignment	I/O	Voltage	Description	
NOTEMICSE,D,C,B,A	NOTEMICSE,D,C,B,A	0	3.3	Chip select E,D,C,B,A	
NOTEMIOE	NOTEMIOE	0	3.3	External device output enable	
NOTEMILBA	NOTEMILBA	0	3.3	Flash device load burst address	
NOTEMIBAA	ΝΟΤΕΜΙΒΑΑ	0	3.3	Flash burst address advanced	
EMITREADYORWAIT	EMITREADYORWAIT	I	3.3	External memory device target ready indicator	
EMIRDNOTWR	EMIRDNOTWR	0	3.3	External read/write access indicator. common to all devices.	
EMIDATA[15:0]	EMIDATA[15:0]	I/O	3.3	External common databus	
EMIADDR[25:1]	EMIADDR[24:0]	0	3.3	External common address bus	
EMIFLASHCLK	EMIFLASHCLK	I/O	3.3	Flash clock	

Table 42. EMI synchronous NOR-Flash mode: pin mapping



9.4.4 NAND-Flash mode

Features

- Embeds a 1-bit error correcting code (ECC) hardware controller.
- Can support single level cell (SLC) NAND Flash devices from the main Flash providers.
- Multiple Flash devices can be addressed; each EMI_CS being configured statically by software, such as EMI Flash CS. An external NOR is issued on READY_NOT_BUSY signals in that case.

EMI assignment	NAND-Flash mode assignmen	i I/O	Voltage	Description
NOTEMICSA	NAND_CS0	0	3.3	
NOTEMICSB	NAND_CS1	0	3.3	
NOTEMICSC	NAND_CS2	0	3.3	Chip select E,D,C,B,A
NOTEMICSD	NAND_CS3	0	3.3	
NOTEMICSE	NAND_CS4	0	3.3	
NOTEMIOE	NAND_REN	0	3.3	External device output enable
EMIRDNOTWR	NAND_WEN	0	3.3	External read/write access indicator
EMIDATA[15:0]	NAND_AD[15:0]	I/O	3.3	External common address/databus
EMIADDR[18]	NAND_ALE	0	3.3	-
EMIADDR[17]	NAND_CLE	0	3.3	-
			1	1

Table 43. EMI NAND-Flash mode: pin mapping



Confidential

NOTEMIBE[1:0], NOTEMILBA, NOTEMIBAA, EMITREADYORWAIT, EMIADDR[25:19], EMIADDR[16:1], and EMIFLASHCLK are not used.

9.4.5 Serial-Flash mode

Table 44.	EMI Serial-Flash pins as PIO alternates

Assignment	I/O	Voltage	Description	Comments
SPIBOOT_CLOCK	0	3.3	-	PIO15[0]
SPIBOOT_DATA_OUT	0	3.3	-	PIO15[1]
SPIBOOT_DATA_IN	I	3.3	-	PIO15[3]
SPIBOOT_CS	0	3.3	-	PIO15[2]

9.4.6 DVB-CI modes

The DVB-CI modes are only available on banks 2 and 3.

Table 45.	EMI DVB-CI mode: pin mapping	
-----------	------------------------------	--

EMI assignment	Peripheral/SRAM mode assignment	1/0	Voltage	Description
NOTEMICSD,C	DVBCI_NOTCEx	0	3.3	Peripheral chip select D,C
NOTEMIBE[0]	DVBCI_NOTIOWR	0	3.3	Write command
NOTEMIOE	DVBCI_NOTOE	0	3.3	Output enable
NOTEMILBA	DVBCI_NOTWE	0	3.3	Write enable DVBCI
NOTEMIBAA	DVBCI_NOTIORD	0	3.3	Read command
EMITREADYORWAIT	DVBCI_NOTWAIT	I	3.3	Wait signal
EMIDATA[7:0]	DVBCI_DATA[7:0]	I/O	3.3	External common databus
EMIADDR[14:1]	DVBCI_A[14:1]	0	3.3	Address bus
NOTEMIBE[1]	DVBCI_A[0]	0	3.3	Address bit 0

Note: NOTEMICSE/B/A, EMINANDREADYNOTBUSY, EMIDATA[15:8], EMIADDR[25:16], EMIFLASHCLK are not used.



Confidential

9.4.7 ATAPI-PIO modes

The ATAPI-PIO modes are only available on banks 2 and 3.

EMI assignment	Peripheral/SRAM mode assignment	I/O	Voltage	Description
NOTEMICSD,C	ATAPI_NOTCEx	0	3.3	Peripheral chip select D,C
NOTEMIBE[0]	ATAPI_NOTDIOWR	0	3.3	Write command
NOTEMIBAA	ATAPI_NOTDIORD	0	3.3	Read command
EMITREADYORWAIT	ATAPI_IORDY	I	3.3	Wait signal
EMIDATA[15:0]	ATAPI_DATA[15:0]	I/O	3.3	External common databus
EMIADDR[20:19]	ATAPI_CS[1:0]	0	3.3	Chip select
EMIADDR[2:1]	ATAPI_A[2:1]	0	3.3	Address bus
		U	1	•

Table 46.	EMI ATAPI-PIO mode: pin mapping
	p p p

Note: NOTEMICSE/B/A, NOTEMIBE[1], NOTEMIOE, NOTEMILBA, EMIADDR[25:21], EMIADDR[18:3], EMIFLASHCLK are not used.

9.4.8 PCI mode

Confidential

Table 47. EMI PCI mode: pin mapping

EMI assignment	Peripheral/SRAM mode assignment		Voltage	Description
NOTEMICSE	PCI_NOTFRAME	I/O	3.3	PCI frame
NOTEMIBE[1:0]	PCI_CBE[1:0]	I/O	3.3	PCI command/byte enable
EMIRDNOTWR	PCI_NOTPERR	I/O	3.3	PCI parity error flag
EMIDATA[15:0]	PCI_AD[15:0]	I/O	3.3	Common PCI address/data bus
EMIADDR[24:23]	PCI_CBE[3:2]	I/O	3.3	PCI command/byte enable
EMIADDR[22]	PCI_NOTDEVSEL	I/O	3.3	PCI device select
EMIADDR[20]	PCI_NOTSTOP	I/O	3.3	PCI target stop request
EMIADDR[19]	PCI_NOTIRDY	I/O	3.3	PCI initiator ready flag
EMIADDR[18]	PCI_NOTTRDY	I/O	3.3	PCI target ready flag
EMIADDR[17]	PCI_PAR	I/O	3.3	PCI parity flag
EMIADDR[16:1]	PCI_AD[31:16]	I/O	3.3	Common PCI address/data bus
EMIFLASHCLK	PCI_CLK	I/O	3.3	PCI clock
EMIBUSREQ	PCI_REQ[0]	I/O	3.3	PCI bus access request
EMIBUSGNT	PCI_GNT[0]	I/O	3.3	PCI bus access grant

Note: NOTEMICSD/C/B/A, NOTEMIOE, EMIADDR[25], EMIADDR[21], NOTEMILBA, and EMITREADYORWAIT are not used.



Caution: Memory read transfers from non-prefetchable memory are always signalled as 32 bits transfers (all byte enables active) by the STi7197. This should be taken into account when considering PCI devices to be used with STi7197.

Table 48.	EMI PCI	pins as Pl	O alternates
			• • • • • • • • •

Assignment	I/O	Voltage	Description	Comments
PCI_BUS_REQ[1]	I	3.3	PCI bus access request	PIO6[5]
PCI_BUS_REQ[2]	I	3.3	PCI bus access request	PIO6[6]
PCI_BUS_GNT[1]	0	3.3	PCI bus access grant	PIO7[1]
PCI_BUS_GNT[2]	0	3.3	PCI bus access grant	PIO7[2]
PCI_LOCK_IN	I	3.3	PCI lock function	PIO7[0], PIO15[5]
PCI_PME_IN	I	3.3	PCI PME function	PIO15[6]
PCI_INT_FROM_DEVICE[0]	I	3.3	PCI interrupt input (when host)	PIO6[0]/PIO15[3]
PCI_INT_FROM_DEVICE[1]	I	3.3	PCI interrupt input (when host)	PIO6[1]
PCI_INT_FROM_DEVICE[2]	I	3.3	PCI interrupt input (when host)	PIO6[2]
PCI_INT_TO_HOST	0	3.3	PCI interrupt output (when device)	PIO15[3], PIO6[0]
PCI_RESETN_FROM_HOST_TO_DEVICE	I	3.3	PCI reset input (when host)	PIO15[7]
PCI_SYSTEM_ERROR	0	3.3	PCI error flag	PIO15[4]

9.4.9 Multi-chip mode

With the exception of PCI, this mode is independent from all other modes and uses dedicated balls.

Table 49. EMI multi-chip mode: pin mapping

EMI assignment	Peripheral/SRAM mode assignment		Voltage	Description
EMIBUSREQ	EMIBUSREQ	I/O	3.3	Bus access request
EMIBUSGNT	EMIBUSGNT	I/O	3.3	Bus access grant

EMI multi-chip mode: pins as PIO alternates

Assignment	I/O	Voltage	Description	Comments
EMI_SS_BUS_FREE_ACCESSPEND/ EMI_SS_BUS_FREE_OUT	I	3.3	Access pending flag	PIO15[2]



10 Memory map

The STi7197's memory space is populated with non-volatile memories, with external peripherals (EMI) at base address 0x0000 0000 (ST40 boots at address 0), and with DDR2-SDRAM devices (LMI) at base address 0x0C00 0000 (128 Mbytes) in 29-bit mode or at base address 0x4000 0000 (1024 Mbytes) in 32-bit mode.

The STi7197 on-chip peripherals are mapped in area 6 of the ST40 in 29-bit mode. The *Figure 18* shows the STi7197 memory and peripheral mapping.



Confidential





Figure 18. STi7197 memory and peripheral mapping



214/410 Doc ID 8265038 Rev 2

10.1 Global Mapping

The internal peripherals addresses are located in ST40-300 P4 region. Grouping is done so that peripherals which belong to the same physical block have contiguous addresses, requiring only one address decoder in each physical block.

The *Table 50* gives the base address of the external interfaces and internal peripherals.

Table 50. Internal peripheral base addresses

Target Name	Start Offset	End Offset	Size (bytes)	Description
EMI	0x0000 0000	0x07FF FFFF	128 M	EMI
PCI_MASTER_29B	0x0800 0000	0x0BFF FFFF	64 M	PCI Master, 29-bit mode
LMI0_HP_29B	0x0C00 0000	0x1BFF FFFF	256 M	LMI #0 - HP, 29-bit mode
LMI0_LP_29B	0x0C00 0000	0x1BFF FFFF	256 M	LMI #0 - LP, 29-bit mode
RESERVED	0x1C00 0000	0x3FFF FFFF	576 M	Reserved
LMI0_HP_32B	0x4000 0000	0x7FFF FFFF	1024 M	LMI #0 - HP, 32-bit mode
LMI0_LP_32B	0x4000 0000	0x7FFF FFFF	1024 M	LMI #0 - LP, 32-bit mode
RESERVED	0x8000 0000	0xBFFF FFFF	1024 M	Reserved
PCI_MASTER_32B	0xC000 0000	0xFBFF FFFF	960 M	PCI Master, 32-bit mode
SH4 CORE DEBUG	0xFC00 0000	0xFCFF FFFF	16 M	ST40 Core Debug
COMMs	0xFD00 0000	0xFD0F FFFF	1 M	Comms config registers (details in <i>Table 51</i>)
SPARE0_PLUG	0xFD10 0000	0xFD10 0FFF	4 K	Spare 0 plug
RESERVED	0xFD10 1000	0xFD10 17FF	2 K	Reserved
PCMP1	0xFD10 1800	0xFD10 1FFF	4 K	PCM player 1 port & config registers
PCMR0	0xFD10 2000	0xFD10 2FFF	4 K	PCM reader port & config registers
СРХМ	0xFD10 3000	0xFD10 3FFF	4 K	CPXM registers
TVOUT_FDMA	0xFD10 4000	0xFD10 5FFF	8 K	TVOUT FDMA (HDMI, PCM_p1,SPDIF_p, TTxT) (details in <i>Table 52</i>)
RESERVED	0xFD10 6000	0xFD10 FFFF	44 K	Reserved
GMAC0	0xFD11 0000	0xFD11 7FFF	32 K	Ethernet 0 config registers
RESERVED	0xFD11 8000	0xFD11 FFFF	32 K	Reserved
SPARE1_PLUG	0xFD12 0000	0xFD12 7FFF	32 K	Spare 1 plug
RESERVED	0xFD12 8000	0xFDFF FFFF	15200 K	Reserved
CLKGENB	0xFE00 0000	0xFE00 0FFF	4 K	Clock Generator B config registers
SYSC_A	0xFE00 1000	0xFE00 1FFF	4 K	System config registers (GP Registers)
HD_DISPLAY	0xFE00 2000	0xFE00 2FFF	4 K	HD display config registers



Downloaded from Arrow.com.

Confidential

Torgot Namo	Start Offset	End Offset	Size (bytes)	Description
Target Name	Start Onset	End Offset	Size (bytes)	Description
SD_DISPLAY	0xFE00 3000	0xFE00 3FFF	4K	SD display config registers
RESERVED	0xFE00 4000	0xFE00 BFFF	32K	Reserved
RESERVED	0xFE00 C000	0xFE00 FFFF	16K	Reserved
T1_PIO	0xFE01 0000	0xFE01 FFFF	64K	T1 PIO - 10 Banks PIOs config registers
KEY_SCAN	0xFE02 0000	0xFE02 07FF	2 K	Key scanning
RESERVED	0xFE02 0800	0xFE02 FFFF	62 K	Reserved
TVOUT_CPU	0xFE03 0000	0xFE03 7FFF	32 К	TVOUT Config Regs (Denc, VTGs, TVO_glue, FlexDVO, HD formatter, CEC) (details in <i>Table 53</i>)
RESERVED	0xFE03 8000	0xFE0F FFFF	800 K	Reserved
USB2_1	0xFE10 0000	0xFE1F FFFF	1 M	USB 2.0 #1 config registers
RESERVED	0xFE20 0000	0xFE20 7FFF	32 K	Reserved
RESERVED	0xFE20 8000	0xFE20 8FFF	4 K	Reserved
SATA	0xFE20 9000	0xFE20 9FFF	4 K	SATA config registers
COMPO	0xFE20 A000	0xFE20 AFFF	4 K	Compositor config registers
BLITTER	0xFE20 B000	0xFE20 BFFF	4 K	Blitter display config registers
RESERVED	0xFE20 C000	0xFE20 D3FF	5 K	Reserved
RESERVED	0xFE20 D400	0xFE20 FFFF	11 K	Reserved
AUDIO_CONF	0xFE21 0000	0xFE21 0FFF	4 K	Audio config registers
MBX0	0xFE21 1000	0xFE21 17FF	2 K	Mailbox #0 (LX Delta_Mu) config registers
RESERVED	0xFE21 1800	0xFE21 1FFF	2 K	Reserved
MBX1	0xFE21 2000	0xFE21 27FF	2 K	Mailbox #1 (LX Delta_Mu) config registers
RESERVED	0xFE21 2800	0xFE21 2FFF	2 K	Reserved
CLKGENA	0xFE21 3000	0xFE21 3FFF	4 K	Clock Generator A config registers
RESERVED	0xFE21 4000	0xFE21 FFFF	48 K	Reserved
FDMA_0	0xFE22 0000	0xFE22 FFFF	64 K	FDMA_0 memory and config registers
PTI_0	0xFE23 0000	0xFE23 FFFF	64 K	PTI_0 config registers
RESERVED	0xFE24 0000	0xFE24 0FFF	4 K	Reserved
DVP	0xFE24 1000	0xFE24 1FFF	4 K	DVP config registers
TSMERGER	0xFE24 2000	0xFE24 2FFF	4 K	TSMerger config registers
RESERVED	0xFE24 3000	0xFE24 FFFF	52 K	Reserved
RESERVED	0xFE25 0000	0xFE25 0FFF	4 K	Reserved

Table 50. Internal peripheral base addresses (continued)

216/410



	•			
Target Name	Start Offset	End Offset	Size (bytes)	Description
RESERVED	0xFE25 1000	0xFE25 FFFF	60 K	Reserved
PTI_1	0xFE26 0000	0xFE26 FFFF	64 K	PTI_1 config registers
RESERVED	0xFE27 0000	0xFE3F FFFF	1600 K	Reserved
EMISS	0xFE40 0000	0xFE40 7FFF	32 K	EMISS config registers (EMISS) (details in <i>Table 54</i>)
RESERVED	0xFE40 8000	0xFE40 FFFF	32 K	Reserved
FDMA_1	0xFE41 0000	0xFE41 FFFF	64 K	FDMA_1 config registers
FDMA_MUX	0xFE42 0000	0xFE42 0FFF	4 K	FDMA Mux config registers
RESERVED	0xFE42 1000	0xFE53 FFFF	1148 K	Reserved
DMU	0xFE54 0000	0xFE55 FFFF	128 K	Delta Mu configuration registers
PCI_MASTER_REGS	0xFE56 0000	0xFE56 0FFF	4 K	AHB-PCI config registers (on T3 I)
RESERVED	0xFE56 1000	0xFE5F FFFF	636 K	Reserved
LX_DMU	0xFE60 0000	0xFE6F FFFF	1 M	ST231 Delta Mu peripherals
EMIREG	0xFE70 0000	0xFE7F FFFF	1 M	EMI configuration registers (details in <i>Table 54</i>)
LX_AUD	0xFE80 0000	0xFE8F FFFF	1 M	ST231 audio peripherals
TSMERGER_T2	0xFE90 0000	0xFE90 0FFF	4 K	TSMerger-Type2 space
LMI0_REG	0xFE90 1000	0xFE90 1FFF	4 K	GPLMI0 control registers
RESERVED	0xFE90 2000	0xFE9F FFFF	1016 K	Reserved
USB2_2	0xFEA0 0000	0xFEAF FFFF	1 M	USB 2.0 #2 config registers
RESERVED	0xFEB0 0000	0xFEFF FFFF	4 M	Reserved
SH4 CORE PERIPH	0xFF00 0000	0xFFFF FFFF	16 M	ST40 core peripherals

Table 50. Internal peripheral base addresses (continued)

Table 51. STi7197 Comms sub-blocks memory map (base address: 0xFD00 0000)

Region Name	Start Offset	End Offset	Size (bytes)	Description
ILC3	0x00000	0x0FFF	4K	ILC
RESERVED	0x01000	0x07FFF	28K	Reserved
LPC	0x08000	0x08FFF	4K	LPC
RESERVED	0x09000	0x0FFFF	28K	Reserved
PWM0	0x10000	0x10FFF	4K	PWM0
RESERVED	0x11000	0x17FFF	28K	Reserved
IRB	0x18000	0x18FFF	4K	IRB group
RESERVED	0x19000	0x1FFFF	28K	Reserved



Region Name	Start Offset	End Offset	Size (bytes)	Description
PIO0	0x20000	0x20FFF	4K	
PIO1	0x21000	0x21FFF	4K	
PIO2	0x22000	0x22FFF	4K	-
PIO3	0x23000	0x23FFF	4K	
PIO4	0x24000	0x24FFF	4K	- PIO
PIO5	0x25000	0x25FFF	4K	
PIO6	0x26000	0x26FFF	4K	
PIO7	0x0101 0000	0x0101 0FFF	4K	
PIO8	0x0101 1000	0x0101 1FFF	4K	PIO
PIO9	0x0101 2000	0x0101 2FFF	4K	-
PIO10	0x0101 3000	0x0101 3FFF	4K	-
PIO11	0x0101 4000	0x0101 4FFF	4K	
PIO12	0x0101 5000	0x0101 5FFF	4K	-
PIO13	0x0101 6000	0x0101 6FFF	4K	-
PIO14	0x0101 7000	0x0101 7FFF	4K	
PIO15	0x0101 8000	0x0101 8FFF	4K	-
PIO16	0x0101 9000	0x0101 9FFF	4K	-
RESERVED	0x27000	0x2FFFF	36K	Reserved
UART0	0x30000	0x30FFF	4K	
UART1	0x31000	0x31FFF	4K	
UART2	0x32000	0x32FFF	4K	- UART
UART3	0x33000	0x33FFF	4K	-
RESERVED	0x34000	0x3FFFF	48K	Reserved
SSC0	0x40000	0x40FFF	4K	
SSC1	0x41000	0x41FFF	4K	
SSC2	0x42000	0x42FFF	4K	- Synchronous Serial Controller
SSC3	0x43000	0x43FFF	4K	1
RESERVED	0x44000	0x47FFF	16K	Reserved
RESERVED	0x48000	0x48FFF	4K	Deserved
RESERVED	0x49000	0x49FFF	4K	- Reserved
RESERVED	0x4A000	0x57FFF	56K	Reserved
MAFE	0x58000	0x58FFF	4K	MAFE
RESERVED	0x59000	0xFFFFF	668K	Reserved

Table 51. STi7197 Comms sub-blocks memory map (base address: 0xFD00 0000) (continued)

218/410



Region Name	Start offset	End offset	Size (bytes)	Description
HDMI_REG	0x0000	0x07FC	2K	HDMI registers
HDCP	0x0800	0x09FC	512	HDCP registers
RESERVED	0x0A00	0x0BFC	512	Reserved
SPDIFPLAYER_REG	0x0C00	0x0CFC	256	S/PDIF player
PCMPLAYER	0x0D00	0xDFC	256	PCM player registers
TVO_GLUE_AUX	0x0E00	0x0EFC	256	TVO glue AUX registers
RESERVED	0x0F00	0x0FFC	256	Reserved
I2S2SPDIF_1	0x1000	0x13FC	1K	I2S to S/PDIF 1 registers
I2S2SPDIF_2	0x1400	0x17FC	1K	I2S to S/PDIF 2 registers
I2S2SPDIF_3	0x1800	0x1BFC	1K	I2S to S/PDIF 3 registers
I2S2SPDIF_4	0x1C00	0x1FFC	1K	I2S to S/PDIF 4 registers

Table 52.	STi7197 TVOUT_FDMA sub-blocks memo	ry map (base address: 0xFD10 4000)
-----------	------------------------------------	------------------------------------

Region Name	Start offset	End offset	Size (bytes)	Description
DENC	0x0000	0x01FC	512	DENC registers
AUX_VTG	0x0200	0x02FC	256	AUX VTG registers
MAIN_VTG	0x0300	0x03FC	256	Main VTG registers
TVO_GLUE_MAIN	0x0400	0x04FC	256	TVO glue main registers
RESERVED	0x0500	0x05FC	256	Reserved
Flex-DVO0	0x0600	0x07FC	512	Flex DVO0 register
HD FORMATTER	0x0800	0x0BFC	1K	HD formatter
CEC	0x0C00	0x0C7C	128	CEC register
RESERVED	0x0C80	0x45FC	14.37K	Reserved
Flex-DVO1	0x4600	0x47FC	512	Flex DVO 1 register
RESERVED	0x4800	0xFFFC	46K	Reserved

Table 54.	STi7197 EMISS and EMI sub-blocks memory map
-----------	---

Region name	Start offset	End Offset	Size (bytes)	Description
EMISS_ARBITER_R EG	0xFE40 0000 + 0x1000	0xFE40 0000 + 0x13FF	1K	EMI/PCI arbiter registers
EMISS_PCI_BRIDG E_REG	0xFE40 0000 + 0x1400	0xFE40 0000 + 0x17FF	1K	PCI STbus bridge registers
EMI_CONF_REG	0xFE70 0000 + 0x0000	0xFE70 0000 + 0x0FFF	4K	EMI registers
EMI_NAND_REG	0xFE70 0000 + 0x1000	0xFE70 0000 + 0x1FFF	4K	EMI NAND controller registers



Region name	Start offset	End Offset	Size (bytes)	Description
EMI_SPI_REG	0xFE70 0000 + 0x2000	0xFE70 0000 + 0x2FFF	4K	EMI SPI controller registers
RESERVED	0xFE70 0000 + 0x3000	0xFE70 0000 + 0xFFFF	52K	Reserved

Table 54. STi7197 EMISS and EMI sub-blocks memory map (continued)

			d
		Š	
	i d		
0			
0			

220/410




11 Interrupt networks

11.1 Interrupt network organization

The STi7197 has multiple interrupt networks. One network is associated with the ST40 CPU through INTC2 or/and ILC3 interrupt controller, a second network is associated with the DeltaMu-ST231 CPU, and the third network is associated with the Audio-ST231 CPU.

The interrupt lines are routed to ST40 and partially to DeltaMu-ST231 and Audio-ST231. It is up to the software to handle the interrupts with ST40 or DeltaMu-ST231 or Audio-ST231.





11.1.1 STi7197 interrupt network

ILC3 interrupt level controller

The STi7197 interrupt network includes an ILC3 interrupt level controller. The ILC3 accepts 96 synchronous interrupt inputs and eight asynchronous interrupt inputs. The external interrupts can have up to five programmable triggering conditions (active high, active low, falling edge, rising edge, or any edge).

The ILC3 maps any of these interrupts onto a group of 16 interrupt level outputs that are used in the STi7197 for internal and external interrupts and onto a group of four interrupt levels that are not used.

The ILC3 mapping is described in *Table 55* and *Table 56*.

Wake up by interrupt

The ILC3 also has an interrupt output dedicated to the wake-up process. A pulse stretcher receives a transition from the UHF and IR input pins and generates an interrupt connected to one of the external interrupt inputs.

Internal peripheral interrupts

Both the ST40 and the DeltaMu ST231 receive all the internal interrupt requests. It is up to the software to define the CPU that will serve each interrupt request.

All the internal interrupts are routed to the INTC2, ST231 Interrupt controller and ILC3. All the internal interrupts are level sensitive and active HIGH.

External interrupts inputs

The four external asynchronous interrupts and the MDINT interrupts (the Ethernet phy interrupt or fifth IRQ if the Ethernet/DVO pins are configured for Ethernet but the Ethernet phy is either not connected or does not use the MDINT) are routed to the ILC3 interrupt controller before reaching the ST40 and ST231 in order to synchronize and change the polarity if needed. The ST40 expects the interrupts to be active high. These interrupts are then output from the ILC3 to be routed toward the ST40 and DeltaMu ST231.

External interrupts outputs

The ILC3 has the capability to output a subset of the interrupts that are connected to it. Four of these interrupts are software selectable to be output externally for remote devices.

Control of the external interrupts direction

The direction of the external interrupts is controlled by the configuration register *SYSTEM_CONFIG10*.



Information classified Confidential - Do not copy (See last page for obligations)

223/410

Table 55.	ILC3 internal interrupt mapping
-----------	---------------------------------

Interrupt source		ILC3 mapping
	PIO0_INTERRUPT	0
	PIO1_INTERRUPT	1
	PIO2_INTERRUPT	2
Comms/PIO	PIO3_INTERRUPT	3
	PIO4_INTERRUPT	4
	PIO5_INTERRUPT	5
	PIO6_INTERRUPT	6
	SSC0_INTERRUPT	7
000	SSC1_INTERRUPT	8
SSC	SSC2_INTERRUPT	9
	SSC3_INTERRUPT	10
	UARTO_INTERBUPT	11
	UART1_INTERRUPT	12
Comms/UART	UART2_INTERRUPT	13
	UART3_INTERRUPT	14
Comms/MAFE	MAFE_INTERRUPT	15
Comms/PWM	PWM_INTERRUPT	16
Comms/IRB		17
Comms/TTXT	TTXT_INTERRUPT	18
Comms/DAA	DAA_INTERRUPT	19
DVP	DVP_INTERRUPT	20
Reserved	RESERVED	21
ClockGen	DCXO_INTERRUPT	22
PTI1	PTI1_INTERRUPT	23
	ST40_LX_DELTAMU_INTERRUPT	24
	LX_DELTAMU_ST40_INTERRUPT	25
MAILBOX	ST40_AUDIO_INTERRUPT	26
	LX_AUDIO_ST40_INTERRUPT	27
	FDMA_1_MBOX_INTERRUPT	28
FDMA0/1	FDMA_0_MBOX_INTERRUPT	29
	I2S2SPDIF_INTERRUPT0	30
	SPDIFPLYR_INTERRUPT	31
Audio	PCMRDR_INTERRUPT	32
	PCMPLYR1_INTERRUPT	33
	PCMPLYR0_INTERRUPT	34

Doc ID 8265038 Rev 2

Downloaded from Arrow.com.

57

Table 55.	ILC3 internal interrupt mapping (continued)
-----------	---

Interrupt source	ILC3 mapping	
Reserved	RESERVED	35
TVOUT/VTGs	AUX_VTG_INTERRUPT (1) OR AUX_VTG_INTERRUPT (0)	36
10001/0105	MAIN_VTG_INTERRUPT (1) OR MAIN_VTG_INTERRUPT (0)	37
Main Video Display Pipe	MAIN_VDP_END_PROCESSING_IRQ	38
Main video Display Fipe	MAIN_VDP_FIFO_EMPTY_IRQ	39
	HDCP_INTERRUPT	40
HDMI/HDCP	HDMI_INTERRUPT	41
	HDMI_CEC_IRQ	42
	HDMI_CEC_WAKEUP_INT	43
Blitter display	BDISP_AQ1_IRQP OR BDISP_AQ2_IRQP OR BDISP_AQ3_IRQP OR BDISP_AQ4_IRQP	44
	RESERVED	45
RESERVED	RESERVED	46
	RESERVED	47
PTI0	PTIO_INTERRUPT	48
RESERVED	RESERVED	52
USBH	EHCI_INTERRUPT	53
	OHCI_INTERRUPT	54
RESERVED	RESERVED	55
neserved	RESERVED	56
RESERVED	RESERVED	57
TS Merger	TS_MERGER_INTERRUPT	58
Ethernet GMAC	PMT_INT	59
PCI	INT_PCI_DMA	60
BLITTER DISPLAY	BDISP_CQ1_IRQP OR BDISP_CQ2_IRQP	62
RESERVED	RESERVED	63

Table 56.	ILC3 external interrupt mapping table

Interrupt source		ILC3 mapping
	EXT_INTERRUPT[0]	0
External Interrupts from external devices	EXT_INTERRUPT[1]	1
	EXT_INTERRUPT[2]	2
	EXT_INTERRUPT[3]	3



Interrupt source	ILC3 mapping	
From pins through pulse stretcher	IRB_WAKEUP_INTERRUPT	4
NMI Pin	NMI_INTERRUPT	5
Ethernet PHY interrupt /SYSITRQ[4]	MDINT	6
From LPC timer	LOWPOWEROUT_FROM_LPC	7
From Pads through PIO alt (PCI wake-up interrupts) PCI_PME_IN		8
FDMA0 requests line	selected FDMA_REQ among 32 FDMA DREQ lines	9
	SATA_IINTRQ_DMAC_0	10
eSATA	SATA_IINTRQ_HOSTC_0	11
Key Scanner	KEY_SCANNER_INTERRUPT	12
Ethernet Gmac	GMAC_MAC_INTR	13
Standalone 10 banks PIOs	STANDALONE_10_BANKS_PIO (10 ORED INTERRUPTS)	14
	AUX_VDP_END_PROCESSING_IRQ	15
VDP AUX	AUX_VDP_FIFO_EMPTY_IRQ	16
Compo Capture	COMPO_CAP_BF	17
Compo Capture	COMPO_CAP_TF	18
FDMA1 requests lines	SELECTED FDMA_REQ AMONG 32 FDMA DREQ	19
Reserved	RESERVED	20
ClockGen A	IRQ_CLKOBS	21
DeltaMu	DELPHI_MBE_INTERRUPT	22
DeltaMu	DELPHI_PRE0_INTERRUPT	23
NAND Controller	INT_NAND	24
	IRQ_PCI_ERROR	25
	IRQ_PCI_FROM_DEVICE[0]	26
PCI	IRQ_PCI_FROM_DEVICE[1]	27
	IRQ_PCI_FROM_DEVICE[2]	28
	RESERVED	29
	I2S2SPDIF_INTERRUPT1	30
Audio	I2S2SPDIF_INTERRUPT2	31
	I2S2SPDIF_INTERRUPT3	32
Reserved	RESERVED	33-95

Table 56. ILC3 external interrupt mapping table (continued)



11.1.2 ST40 interrupt network

Internal and external interrupts

The ST40-300 CPU has two types of interrupts.

External interrupts

- Non-Maskable Interrupts (NMI)—external interrupt source.
- Interrupt Request Level INTerrupts (IRLINT)—four external interrupt sources IRL0 to IRL3 which can be configured as four independent interrupts, or encoded to provide 15 external interrupt levels.

These interrupts are managed by the INTC interrupt controller integrated into the ST40-300 CPU core.

The four external asynchronous interrupts and the MDINT interrupts (that is, the Ethernet phy interrupt or fifth IRQ if the Ethernet phy is either not connected or does not use the MDINT) are routed to the ILC3 interrupt controller before reaching the ST40 and ST231 in order to synchronize and change the polarity if needed.

Internal peripheral interrupts

On-chip peripherals interrupt sources.

These interrupts are managed by INTC and INTC2, which is an expansion to INTC.

All interrupts (except NMI) are assigned a priority level between 0 and 15: level 15 is the highest and level 1 the lowest; level 0 means that the interrupt is masked. The NMI is defined to have a fixed priority level of 16.

INTC controls the following interrupt sources:

- NMI, IRL[3...0] from external inputs
- ST40-P130 peripherals interrupts:
 - user debug interface (UDI)
 - timer unit (TMU0, 1)
 - real-time clock (RTC)
 - serial controller interface (SCI)
 - watchdog timer (WDT)

The INTC2 controls all the on-chip peripherals interrupts and is connected to the INTC through an interrupt expansion bus.

The INTC2 accepts 16 groups of four interrupts (64 total), each group can be assigned a priority by software (INTPRIxx registers). Within each group (of four interrupts), there is a fixed priority, with interrupt four having the highest priority. All interrupts are synchronized in INTC2.

Interrupt service routine address

Whenever an interrupt occurs, the ST40 CPU branches to the interrupt handling vector address determined by adding the fixed offset 0x600 to the vector base address (VBR) register. Each interrupt type is assigned a code which is stored in the INTEVT (Interrupt Event)register when the interrupt occurs. This enables the interrupt service routine to identify the interrupt source type.

226/410



The interrupt controller is responsible for mapping each interrupt to its code (INTEVT).

Figure 20 displays the ST40-300 interrupt network, and *Table 57* describes the internal interrupts with their INTEVT code.

Figure 20. ST40 interrupt network




Table 57. ST40-300 P130 Interrupt	able 57.	57. ST40-300 P130 int	errupts
-----------------------------------	----------	-----------------------	---------

Interrupt source		INTEVT code	IPR (bit numbers)	Interrupt priority (initial value)
NMI		0x1C0	-	16
	IRL0	0x240	IPRD[15:12]	15-0 (13)
IRL	IRL1	0x2A0	IPRD[11:8]	15-0 (10)
independent encoding	IRL2	0x300	IPRD[7:4]	15-0 (7)
	IRL3	0x360	IPRD[3:0]	15-0 (4)



Doc ID 8265038 Rev 2

Interrupt source		INTEVT code	IPR (bit numbers)	Interrupt priority (initial value)
IRL	level encoding	0x200~0x3C0	-	1-15
TMU0	TUNIO	0x400	IPRA[15:12]	15-0 (0)
TMU1	TUNI1	0x420	IPRA[11:8]	15-0 (0)
TMU2	TUNI2	0x440		15-0 (0)
TWOZ	TICPI2	0x460	IPRA[7:4]	15-0 (0)
WDT	ІТІ	0x560	IPRB[15:12]	15-0 (0)
UDI	H-UDI	0x600	IPRC[3:0]	15-0 (0)

Table 57.	ST40-300 P130 interrupts (continued)

Table 56. 3140-500 off-chip peripheral interrupts	Table 58.	ST40-300 on-chip peripheral interrupts
---	-----------	--

Group	Interrupt source		INTEVT code	IPR (bit numbers)	INTREQ/INTMSK (bit number)
		I2S2SPDIF_INTERRUPT0	0xA00		INTREQ00[0]
	AUDIO	I2S2SPDIF_INTERRUPT1	0xA20	INTPRI00[3:0]	INTREQ00[1]
	AUDIO	I2S2SPDIF_INTERRUPT2	0xA40		INTREQ00[2]
		I2S2SPDIF_INTERRUPT3	0xA60		INTREQ00[3]
	eSATA	INTRQ_DMAC	0xA80		INTREQ00[4]
esaia		INTRQ_HOSTC	0xB00		INTREQ00[5]
	DVP	DVP_INTERRUPT	0xB20	INTPRI00[7:4]	INTREQ00[6]
group 0	Standalone 10 banks PIOs	STANDALONE_10_BANKS_PI O (10 ORED INTERRUPTS)	0xB40		INTREQ00[7]
	VDP AUX	AUX_VDP_END_PROCESSIN G_IRQ	0xB60	INTPRI00[11:8]	INTREQ00[8]
		AUX_VDP_FIFO_EMPTY_IRQ	0xB80		INTREQ00[9]
	Compo Capture	COMPO_CAP_BF	0xBA0		INTREQ00[10]
		COMPO_CAP_FF	0xBC0		INTREQ00[11]
		PIO0_INTERRUPT	0xC00	INTPRI00[15:12]	INTREQ00[12]
	COMMs/PIO	PIO1_INTERRUPT	0xC80	INTPRI00[19:16]	INTREQ00[13]
		PIO2_INTERRUPT	0xD00	INTPRI00[23:20]	INTREQ00[14]
		PIO6_INTERRUPT	0x1000		INTREQ04[0]
group1	COMMs/PIO	PIO5_INTERRUPT	0x1020	INTPRI04[3:0]	INTREQ04[1]
group		PIO4_INTERRUPT	0x1040	10111104[0.0]	INTREQ04[2]
		PIO3_INTERRUPT	0x1060		INTREQ04[3]
		SSC0_INTERRUPT	0x10E0		INTREQ04[7]
group2	SSC	SSC1_INTERRUPT	0x10C0	INTPRI04[7:4]	INTREQ04[6]
groupz		SSC2_INTERRUPT	0x10A0		INTREQ04[5]
		SSC3_INTERRUPT	0x1080		INTREQ04[4]

228/410

Doc ID 8265038 Rev 2





Group	Interrupt source		INTEVT code	IPR (bit numbers)	INTREQ/INTMSK (bit number)
		UART0_INTERRUPT	0x1160		INTREQ04[11]
		UART1_INTERRUPT	0x1140		INTREQ04[10]
group3	COMMs/UART	UART2_INTERRUPT	0x1120	INTPRI04[11:8]	INTREQ04[9]
		UART3_INTERRUPT	0x1100		INTREQ04[8]
	COMMs/MAFE	MAFE_INTERRUPT 0x11E0			INTREQ04[15]
around	COMMs/PWM	PWM_INTERRUPT	0x11C0	INTPRI04[15:12]	INTREQ04[14]
group4	COMMs/IRB	IRB_INTERRUPTS	0x11A0		INTREQ04[13]
		IRB_WAKEUP_INTERRUPT	0x1180		INTREQ04[12]
	COMMs/TTXT-	TTXT_INTERRUPT	0x1260		INTREQ04[19]
	DAA	DAA_INTERRUPT	0x1240		INTREQ04[18]
group5	BLITTER DISPLAY	BDISP_AQ1_IRQP OR BDISP_AQ2_IRQP OR BDISP_AQ3_IRQP OR BDISP_AQ4_IRQP	0x1220	INTPRI04[19:16]	INTREQ04[17]
	RESERVED	RESERVED	0x1200		INTREQ04[16
	TS merger	TS_MERGER_INTERRUPT	0x12E0		INTREQ04[23]
group 6		PMT_INT	0x12A0		INTREQ04[21]
	Ethernet GMAC	GMAC_MAC_INTR	0x12C0	INTPRI04[23:20]	INTREQ04[22]
	PCI	INT_PCI_DMA	0x1280		INTREQ04[20]
	PTI1	PTI1_INTERRUPT	0x1360		INTREQ04[27]
	ClockGen	DCXO INTERRUPT	0x1340		INTREQ04[26]
group7	MAILBOXes	LX_AUDIO_ST40_INTERRUP T	0x1320	INTPRI04[27:24]	INTREQ04[25]
	MAILDONES	LX_DELTAMU_ST40_INTERR UPT	0x1300		INTREQ04[24]
	USB2	EHCI1_INTERRUPT	0x13E0		INTREQ04[31]
aroup9	0362	OHCI1_INTERRUPT	0x13C0		INTREQ04[30]
group8	FDMA0/1	FDMA_1_MBOX_INTERRUPT	0x13A0	INTPRI04[31:28]	INTREQ04[29]
		FDMA_0_MBOX_INTERRUPT	0x1380		INTREQ04[28]
		SPDIFPLYR_INTERRUPT	0x1460		INTREQ08[3]
		PCMRDR_INTERRUPT	0x1440]	INTREQ08[2]
group9	Audio	PCMPLYR1_INTERRUPT (AUDIO SS)	0x1420	INTPRI08[3:0]	INTREQ08[1]
		PCMPLYR0_INTERRUPT (TVOUT SS)	0x1400		INTREQ08[0]

Table 58. ST40-300 on-chip peripheral interrupts (continued)



Group	Interrupt source		INTEVT code	IPR (bit numbers)	INTREQ/INTMSK (bit number)
	VIDEO DELTAMU	DELTAMU_MBE_INTERRUPT	0x14E0		INTREQ08[7]
		DELTAMU_PP_INTERRUPT	0x14C0		INTREQ08[6]
group10	NAND Controller	INT_NAND	0x14A0	INTPRI08[7:4]	INTREQ08[5]
	RESERVED	RESERVED	0x1480		INTREQ08[4]
	TVOUT/VTGs	AUX_VTG_INTERRUPT (1) OR AUX_VTG_INTERRUPT (0)	0x1560		INTREQ08[11]
group11	1001/0165	MAIN_VTG_INTERRUPT (1) OR MAIN_VTG_INTERRUPT (0)	0x1540	NTPRI08[11:8]	INTREQ08[10]
	VDP MAIN	MAIN_VDP_END_PROCESSI NG_IRQ	0x1520		INTREQ08[9]
	DISPLAY PIPE	MAIN_VDP_FIFO_EMPTY_IR Q	0x1500		INTREQ08[8]
		HDCP_INTERRUPT	0x15E0		INTREQ08[15]
group12	HDMI/HDCP	HDMI_INTERRUPT	0x15C0	INTPRI08[15:12]	INTREQ08[14]
group 12		HDMI_CEC_INT	0x15A0		INTREQ08[13]
		HDMI_CEC_WAKEUP_INT	0x1580		INTREQ08[12]
		RESERVED	0x1660		INTREQ08[19]
group13	RESERVED	RESERVED	0x1640	INTPRI08[19:16]	INTREQ08[18]
group 15		RESERVED	0x1620		INTREQ08[17]
	PTI0	PTI0_INTERRUPT	0x1600		INTREQ08[16]
	RESERVED	RESERVED	0x16E0		INTREQ08[23]
aroun14	RESERVED	RESERVED	0x16C0	INTPRI08[23:20]	INTREQ08[22]
group14	RESERVED	RESERVED	0x16A0		INTREQ08[21]
	RESERVED	RESERVED	0x1680		INTREQ08[20]
	BLITTER DISPLAY	BDISP_CQ1_IRQP OR BDISP_CQ2_IRQP	0x1760		INTREQ08[27]
group15	RESERVED	RESERVED	0x1740	INTPRI08[27:24]	INTREQ08[26]
		EHCI_INTERRUPT	0x1720		INTREQ08[25]
	USB1	OHCI_INTERRUPT	0x1700		INTREQ08[24]
	RESERVED	RESERVED	0x17E0		INTREQ08[31]
	Key Scanner	KEY_SCANNER_INTERRUPT	0x17C0		INTREQ08[30]
group16		RESERVED	0x17A0	INTPRI08[31:28]	INTREQ08[29]
	RESERVED	RESERVED	0x1780		INTREQ08[28]

Table 58. ST40-300 on-chip peripheral interrupts (continued)



11.1.3 DeltaMU and LX_AUDIO ST231 interrupt network

The ST231 accepts 60 external interrupts (from 63 to 3). Interrupts 0 to 2 are Reserved to the ST231 internal timers. All the interrupts are maskable but with a single level of priority. Multiple level priority must be implemented in the software.

When used as an application processor, the DeltaMU ST231 processor receives a subset of the internal interrupts from the ST40 processor.

The interrupts are active high and are re-synchronized in the ST231 clk_bus clock domain.

When used as an application processor, the DeltaMU ST231 processor receives the same internal interrupts as the ST40 processor except the interrupts generated by the DeltaMU coprocessors, the MES, ICAM3 interrupts, and Blitter Display interrupts.

The DeltaMu ST231 also receives the external interrupts through the ILC3 interrupt controller.

The AUDIO_LX receives audio peripherals and FDMA interrupts in order to manage audio applications without relying on the ST40 Host. Also, it executes soft modem (MAFE, DAA interrupts)

Table 59 describes the mapping of the interrupts on the DeltaMU ST231 interrupt controller.

Interrupt source	. ()	INT number
	TIMER0_INTERRUPT	0
ST231 Timers	TIMER1_INTERRUPT	1
ST2ST TIMers	TIMER2_INTERRUPT	2
	RESERVED	3
	PIO0_INTERRUPT	4
	PIO1_INTERRUPT	5
Comms/PIO	PIO2_INTERRUPT	6
Comms/PiO	PIO3_INTERRUPT	7
	PIO4_INTERRUPT	8
	PIO5_INTERRUPT	9
	SSC0_INTERRUPT	10
SSC	SSC1_INTERRUPT	11
350	SSC2_INTERRUPT	12
	SSC3_INTERRUPT	13
	UART0_INTERRUPT	14
Comms/UART	UART1_INTERRUPT	15
Comms/OANT	UART2_INTERRUPT	16
	UART3_INTERRUPT	17
Comms/MAFE	MAFE_INTERRUPT	18
Comms/PWM	PWM_INTERRUPT	19

Table 59. DeltaMU ST231 interrupts



Interrupt source		INT number
Comms/IRB	IRB_INTERRUPT	20
Comms/IRD	IRB_WAKEUP_INTERRUPT	21
Comms/TTXT	TTXT_INTERRUPT	22
Comms/DAA	DAA_INTERRUPT	23
DVP	DVP_INTERRUPT	24
TS Merger	TS_MERGER_INTERRUPT	25
	GMAC_MAC_INTR	26
Ethernet GMAC	PMT_INT	27
ClockGen	DCXO_INTERRUPT	28
MAILBOX	ST40_TX_DELTAMU_INTERRUPT	29
PTI1	PTI1_INTERBUPT	30
	FDMA_1_MBOX_INTERRUPT	31
FDMAs	FDMA_0_MBOX_INTERRUPT	32
	I2S2SPDIF_INTERRUPT0 OR I2S2SPDIF_INTERRUPT1 OR I2S2SPDIF_INTERRUPT2 OR I2S2SPDIF_INTERRUPT3	33
Audio	SPDIFPLYR_INTERRUPT	34
×	PCMRDR_INTERRUPT	35
	PCMPLYR1_INTERRUPT	36
	PCMPLYR0_INTERRUPT	37
RESERVED		38
	AUX_VTG_INTERRUPT (1) OR AUX_VTG_INTERRUPT (0)	39
TVOUT/VTGs	MAIN_VTG_INTERRUPT (1) OR MAIN_VTG_INTERRUPT (0)	40
Main Mida a Diantau Dian	VDP_END_PROCESSING_IRQ	41
Main Video Display Pipe	VDP_FIFO_EMPTY_IRQ	42
	HDCP_INTERRUPT	43
	HDMI_INTERRUPT	44
HDMI/HDCP	HDMI_CEC_IRQ	45
	HDMI_CEC_WAKEUP_IRQ	46
BLITTER DISPLAY	BDISP_AQ1_IRQP OR BDISP_AQ2_IRQP OR BDISP_AQ3_IRQP OR BDISP_AQ4_IRQP	47
	RESERVED	48
RESERVED	RESERVED	49
	RESERVED	50

Table 59. DeltaMU ST231 interrupts (continued)

232/410

Doc ID 8265038 Rev 2



Information classified Confidential - Do not copy (See last page for obligations)

Downloaded from Arrow.com.

Interrupt source		INT number
PTI0	PTI0_INTERRUPT	51
RESERVED	RESERVED	54
RESERVED	RESERVED	55
	EHCI0_INTERRUPT	56
USB1	OHCI0_INTERRUPT	57
	NMI_INTERRUPT	58
PADS	RESERVED	59
	EXT_INTERRUPT[0]	60
External intervente	EXT_INTERRUPT[1]	61
External interrupts	EXT_INTERRUPT[2]	62
	EXT_INTERRUPT[3]	63
-		•

 Table 59.
 DeltaMU ST231 interrupts (continued)

The *Table 60* describes the mapping of the interrupts on the LX_AUDIO ST231 interrupt controller.

Table 60.	LX_AUDIO ST231 interrupts
-----------	---------------------------

Interrupt source	$\mathbf{\hat{o}}$	INT number
	TIMER0_INTERRUPT	0
ST231 timers	TIMER1_INTERRUPT	1
	TIMER2_INTERRUPT	2
MAILBOX1	ST40_LX_AUDIO_INTERRUPT	3
RESERVED	RESERVED	17-4
Comms/MAFE	MAFE_INTERRUPT	18
RESERVED	RESERVED	22-19
Comms/DAA	DAA_INTERRUPT	23
RESERVED	RESERVED	30-24
Audio	RESERVED(CPXM_INTERRUPT)	31
Audio	I2S2SPDIF_INTERRUPT	32
FDMA	FDMA_1_MBOX_INTERRUPT	33
	FDMA_0_MBOX_INTERRUPT	34



Interrupt source

Audio

RESERVED

RESERVED

RESERVED

Reserved

231	31 interrupts (continued)					
		INT number				
	SPDIFPLYR_INTERRUPT0	35				
	SPDIFPLYR_INTERRUPT1	36				
	SPDIFPLYR_INTERRUPT2	37				
	SPDIFPLYR_INTERRUPT3	38				
	PCMRDR_INTERRUPT	39				
	PCMPLYR1_INTERRUPT	40				

PCMPLYR0_INTERRUPT

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

Table 60. LX_AUDIO ST2



Information classified Confidential - Do not copy (See last page for obligations)

41

54

55

63

56-62

42-51



Information classified Confidential - Do not copy (See last page for obligations)

12 FDMA

12.1 Overview

The STi7197 integrates two multiple-channel general-purpose (Flexible) DMA engines, FDMA0 and FDMA1. Each FDMA engine is a general-purpose direct memory access controller capable of supporting 16 independent DMA channels. Their purpose is to move data efficiently from memory to memory, memory to peripheral, and peripheral to peripheral.

The FDMA supports free-running and paced transfers. The CPU sets up each DMA transfer by writing linked-lists of data structures into main memory, then the CPU initializes the transfer by writing the pointer to the first node in the control word interface (CWI) of the FDMA. The FDMA then executes the necessary operations to complete the transfer and informs the CPU (through interrupts) after completion of the transfer.

The FDMA1 includes video stream parsing functionalities:

- video PES parsing and start-code detection (PES/SCD) for H264, VC1, AVS, and MPEG2
- dual PES parsing channel on same FDMA

12.1.1 FDMA0 and FDMA1 partitioning

In the STi7197, one FDMA is dedicated to serve real-time processes while the other FDMA handles the other processes, such as PES parsing, free-running, and non-critical paced channels.

The partitioning between FDMA0 and FDMA1 is as follows:

- FDMA0—real time paced channels: PCM players 0, 1, S/PDIF players, and SWTS (or playback)
- FDMA1—free-running channels, PES parsing, and non-real-time paced channels (that is, COMMS and PCI)

This partitioning is defined by software and is flexible. The Dreq crossbar-router, in front of the FDMAs, can route any paced peripheral Dreq signal to any FDMA Dreq input.

12.1.2 Peripheral and memory access

Each FDMA has two STBus Type-2 initiator ports. The Port0 (high priority port) has a direct connection to the paced peripherals. This direct connection minimizes the latency between the FDMA and peripherals. While defining the FDMA node, the Port0 is used to access the peripherals and Port1 (low priority port) is used to access the memory.

LMI can be accessed by FDMA0 and FDMA1.

12.1.3 FDMA processing power

The FDMA slim core frequency is configurable up to 450 MHz.

12.1.4 FDMA firmware

FDMA0 uses real-time firmware, and FDMA1 uses non-real-time firmware.



12.1.5 FDMA features

FDMA


Following are the FDMA features:

- Support for 16 concurrent DMA channels
- Free-running transfer of aligned or unaligned data structure
 - Single location (0D)
 - Incrementing linear arrays (1D)
 - Incrementing rectangular arrays (2D)
- Transfer units of 1 to 32 bytes
- Up to 128 bytes message support
- Programmable opcode for paced transfer, support for up to 30 request generating peripherals (Dreq)
- Linked-list control allowing complex transfer sequence
- Video PES parsing (VC1, H264, MPEG2, AVS) on channel 0 and 1
- Audio compressed or PCM data output through S/PDIF player
- Hold-off support per channel
- Secure/insecure transfer support
- NAND controller channel for AFM mode transfer to/from NAND devices



12.2 Block diagram

Figure 21. FDMA block diagram



Each FDMA comprises a SLIM CPU, an instruction memory, a data memory, peripherals, an STBus T1 target interface, and a SLIM STBus initiator coprocessor.

Each FDMA interfaces with the STBus interconnect through two STBus T2 initiator ports to execute the data transfers and through one STBus T1 target port to access the FDMA2 registers and memories.

Each STBus port has its own separate asynchronous clock input.

12.3 DMA requests

The FDMA receives a number of requests where pacing is required for flow control in the system. This signal is a simple high-level sensitive signal used in conjunction with a hold-off counter. The blocks generating a request signal are the audio peripherals (PCM players, PCM reader, and S/PDIF player), transport TSMerger (software stream), UARTs, SSCs, PCI controller, NAND controller and external DMA requests.



237/410




Figure 22. FDMA requests

The FDMA accepts up to 30 DMA requests or events that are used to drive the paced channels of the FDMA. Requests 0 and 31 are reserved for the counter request and are internally connected to the FDMA counter to provide timed DMA channels. Request #0 has the lowest priority and request #31 has the highest priority.

238/410



	DMA request configuration		1					
Unit	PACING SIGNAL	Xbar Input Index	FDMA #0	FDMA #1	FDMA DREQ line index	Opcode	Transfer Size	Comments
PCI controller	PCI_HALF_FULL	52	х		10	ST32	ST32 x4	
NAND controller	NAND_AFM_DATA_REQ	50		x	28	ST32	ST32 x1	Data request in Advanced Flex mode
	NAND_AFM_SEQ_REQ	49		x	27	LD32	LD32 xn	Sequence request in Advanced Flex mode
IRB/UHF	IRB_UHF_RX_BUFFER_FULL	46		х	19	LD4	LD4 x1	IRB requests
	IRB_UHF_RX_BUFFER_HALF8FULL	45		x	18	LD4	LD4 x1	Ind lequests
TeleText DENC #0	TELETEXT_DREQ	42		x	30	ST4	ST4 x11	Ttxt FIFO is 2x48 bytes = 2 lines
HDMI S/PDIF Player	HDMI_SPDIF_DREQ	40	x		30	ST4	ST4 x4	Includes a 24 bytes FIFO
HDMI PCM Player #0	HDMI_PCM_DREQ	39	x		29	ST4	ST4 x20	Includes a 160 bytes FIFO
PCM reader	PCMIN_DREQ	37	x		27	LD4	LD4 x2	Includes a 8 bytes FIFO
PCM Player #1	PCMOUT1_DREQ	34	x		23	ST4	ST4 x20	Includes a 160 bytes FIFO
CSS/CPxM	CPXM_ENCRYPT_OUT_DREQ	32	х		21	LD4	LD4 x32	128 bytes fifo
encryption	CPXM_ENCRYPT_IN_DREQ	31	х		20	ST4	ST4 x32	
CSS/CPxM	CPXM_DECRYPT_OUT_DREQ	30	х		19	LD4	LD4 x32	128 bytes fifo
decryption	CPXM_DECRYPT_IN_DREQ	29	х		18	ST4	ST4 x32	
	EXTDMAREQ1_DREQ	28	x		16	ST/LD32	ST/LD3 2 x4	
External	EXTDMAREQ0_DREQ	27		x	21	ST/LD32	ST/LD3 2 x4	
DMA req	EXTDMAREQ2_DREQ	3	x		17	ST/LD32	ST/LD3 2 x4	
	EXTDMAREQ3_DREQ	4		x	20	ST/LD32	ST/LD3 2 x4	
UART#3 Tx	UART3_TX_HALF_EMPTY	26		х	16	ST4	ST4 x1	
UART#2 Tx	UART2_TX_HALF_EMPTY	25		x	15	ST4	ST4 x1	
UART#1 Tx	UART1_TX_HALF_EMPTY	24		x	14	ST4	ST4 x1	
UART#0 Tx	UART0_TX_HALF_EMPTY	23		x	13	ST4	ST4 x1	
UART#3 Rx	UART3_RX_HALF_FULL	22		х	12	LD4	LD4 x1	
UART#2 Rx	UART2_RX_HALF_FULL	21		х	11	LD4	LD4 x1	
UART#1 Rx	UART1_RX_HALF_FULL	20		х	10	LD4	LD4 x1	
UART#0 Rx	UART0_RX_HALF_FULL	19		x	9	LD4	LD4 x1	

Table 61. FDMA request configuration



Unit	PACING SIGNAL	Xbar Input Index	FDMA #0	FDMA #1	FDMA DREQ line index	Opcode	Transfer Size	Comments
SSC#3 Tx	SSC3_TX_BUF_EMPTY	17		х	7	ST4	ST4 x1	
SSC#2 Tx	SSC2_TX_BUF_EMPTY	16		x	6	ST4	ST4 x1	
SSC#1 Tx	SSC1_TX_BUF_EMPTY	15		х	5	ST4	ST4 x1	
SSC#0 Tx	SSC0_TX_BUF_EMPTY	14	х		15	ST4	ST4 x1	
SSC#3 Rx	SSC3_RX_BUF_FULL	12		х	3	LD4	LD4 x1	
SSC#2 Rx	SSC2_RX_BUF_FULL	11		x	2	LD4	LD4 x1	
SSC#1 Rx	SSC1_RX_BUF_FULL	10		x	17	LD4	LD4 x1	
SSC#0 Rx	SSC0_RX_BUF_FULL	9	x		14	LD4	LD4 x1	
	SWTS0_REQ	7		x	24	ST32	ST32 x1	Software Transport
TS Merger	SWTS1_REQ	6		x	23	ST32	ST32 x1	Stream play through
	SWTS2_REQ	5		х	22	ST32	ST32 x1	PTI4L.
HDMI AVI buffer	AVI_BUFF_EMPTY	2	/	x	26	ST4	ST4 x1	Should be handled by Host CPU not FDMA
FDMA #1 counter	FDMA1_COUNTER_REQ	1		x	0			Connects counter output to dreq #0
FDMA #0 counter	FDMA0_COUNTER_REQ	0	x		0			Connects counter output to dreq #0

Table 61. FDMA request configuration (continued)

Table 62. FDMA requests table

Request source	REQUEST SIGNAL	Request index	Description
FDMA# counter	O_COUNTER_REQ		FDMA internal counter output, used for timed DMA-channel.
FDMA# cross-bar	REQ_OUT[31:0]	31:0	
FDMA# counter	O_COUNTER_REQ		FDMA internal counter output, used for timed DMA-channel.


Note: # in Table 62 is 0 or 1.



12.4 Examples of DMA Data flow

The following figures describe various DMA data flows.

Figure 23. DMA data flows (I)





13 Clocking

The STi7197 includes four clock generator subsystems:

- ClockGen A: 2× PLLs main CPU, transport, and interconnect clocks
- ClockGen B: 2× FreqSynth: video, display, and peripheral clocks
- ClockGen C: 1× FreqSynth and audio clocks
- ClockGen D: 1× PLL memory clocks

13.1 Clock input/output pins

The SYSCLKIN/SYSCLKOSC pair is a crystal interface, a part of the SATA analog interface, integrating an oscillator requiring a 30 MHz crystal. In addition to driving the SATA and two USB interfaces, the clock can also be used as a reference clock to generate the Group A, B, C, and D clocks.

The SYSCLKINALT input provides an alternate reference clock for the Group A, B, C, and D clocks instead of using an oscillator clock inside the SATA Phy. The default state is to use the 30 MHz SATA clock. However, an alternate reference clock can be selected through a configuration register. The SYSCLKINALT pin is driven by either a 27 MHz fixed or voltage controllable oscillator or a fixed 30 MHz oscillator. A PWM output is provided as a part of an external VCXO configuration.

The internal clocks can be observed:

- ClockGen A through the TRIGGEROUT pad
- ClockGenB through the SYSCLKOUT pad
- ClockGen C frequency synthesizer #2 through the PIO10[3] pad
- ClockGen D through the LMICLKOUT pad

Encoder clock recovery

The STi7197 integrates a clock recovery module to recover the encoder clock. This module (DCXO) uses the digitally controllable frequency synthesizers and an integrated digital clock recovery module. This feature replaces the external VCXO functionality and allows the usage of a fixed oscillator. Nevertheless, the external VCXO functionality is still available.

When the external VCXO functionality is used, the VCXO oscillator must be connected to the SYSCLKINALT, and the SYSCLKIN is connected either to a fixed oscillator or to the VCXO oscillator.

When the DCXO is used the SYSCLKIN pin is connected to a fixed oscillator, and the SYSCLKINALT is connected either to the SYSCLKIN or left unconnected (in which case the SATA/USB 30 MHz clock is used).

The system counter inside the programmable transport interface (PTI), which is used to compare the arriving PCRs, is clocked by the recovered 27 MHz clock generated by the Clock Generator B.

242/410






Figure 25. STi7197 clocking scheme sources with optional external VCXO

Table 63. STi7197 clo	cking scheme sources
-----------------------	----------------------

ClockGen module	Reset default STi7197	Clock selection	
А	Selection by modepin	STi7197 has mode pin to select default clock reference for ClockGen A	
В	SATA/USB LP-Osc 30 MHz	ClockGen B config register	
С	SATA/USB LP-Osc 30 MHz	Audio SS config register	
D	SATA/USB LP-Osc 30 MHz	System config register	
USB/SATA	SATA/USB LP-Osc 30 MHz	System config register	

13.2 Clock domains

The *Table 64* describes the clocking of the functional units integrated in STi7197. Column S is the clock source, indicating A, B, C, D for ClockGen, or T for Tap.



Doc ID 8265038 Rev 2

243/410

Table 64. Functional blocks clocking						
Block	Clock pin	Clock signal	S	Max frequency	Comment	
тмс						
TMC	ТСК	ТСК	Т	50 MHz	JTAG clock from pad	
MAIN Interconnect	and NOC					
STNoC		CLK_IC_STNOC	А	400 MHz	CPU processing clock	
N_CPU		CLK_IC_IF_200	А	200 MHz	-	
N_PERIPH		CLK_IC_IF_100	А	100 MHz	-	
RESERVED		RESERVED		-	-	
N_DVP		CLK_IC_DISP_200	А	-	-	
N_DISPLAY		CLK_IC_DISP_200	А	-	-	
N_COMPO		CLK_IC_COMPO_200	Α	<i>(</i>) -	-	
N_DMU		CLK_BLIT_PROC	A	266 MHz	-	
N_PCI		CLK_EMI_MASTER	A	-	-	
N_PCI_TS		CLK_IC_TS_200	А	-	-	
N_TS		CLK_IC_TS_200	А	-	-	
N_IF		CLK_IC_IF_100	Α	-	-	
N_BDISP		CLK_IC_BDISP_200	А	-	-	
N_CPU_REG		CLK_IC_IF_100	А	-	-	
SYSTEM						
SYSCLKINALT	pad	SYSCLKINALT		30 MHz	These are the clock	
LPOSC	ZI	CLK_LPOSC_30	IN	30 MHz	sources, from the two possible inputs Clock from pad Clock from SATA/USB osc	
	CLK_STBUS	CLK_IC_IF_100	А	100 MHz	-	
	CLK_OSC_A	NOT USED		-	-	
ClockGenA	CLK_OSC_B	CLK_LPOSC_30		30 MHz	from SATA/USB oscillator	
	CLK_OSC_C	SYSCLKINALT		27/30 MHz	direct from pad crystal	
	CLK_OSC_D	NOT USED		-	-	
	CLK_IC	CLK_IC_IF_100	А	-	STBus clock	
	CLK_OSC_A	NOT USED		-	-	
ClockGenB	CLK_OSC_B	CLK_LPOSC_30		30 MHz	from SATA/USB oscillator	
	CLK_OSC_C	SYSCLKINALT		27/30 MHz	direct from pad crystal	
	CLK_OSC_D	NOT USED		-	-	
	CLK_OSC_A	NOT USED		-	-	
	CLK_OSC_B	CLK_LPOSC_30		30 MHz	from SATA/USB oscillator	
ClockGen C	CLK_OSC_C	SYSCLKINALT		27/30 MHz	direct from pad crystal	
	CLK_OSC_D	NOT USED		-	-	
			•			

blo 64 nctional blocks clocking



Table 64. Fu	nctional blocks	clocking (continued)			
Block	Clock pin	Clock signal	s	Max frequency	Comment
	CLK_OSC_A	NOT USED		-	-
	CLK_OSC_B	CLK_LPOSC_30		30 MHz	from SATA/USB oscillator
ClockGenD	CLK_OSC_C	SYSCLKINALT		27/30 MHz	direct from pad crystal
	CLK_OSC_D	NOT USED		-	-
MAIN CPU			1		
SH4 200	CLK_ST40_ICK	CLK_SH4_ICK	А	450 MHz	CPU processing clock
SH4-300	CLK_ST40_PCK	CLK_IC_IF_100	А	100 MHz	Interface clock
Mailbox	CLK	CLK_IC_IF_100	А	100 MHz	Type 1 interconnect clock
DMA					
	IC_CK	CLK_IC_BDISP_200	А	200 MHz	Type 3 interconnect clock
BlitterDisplay	CPU_CK	CLK_IC_IF_100	Α	100 MHz	Type 1 interconnect clock
	BDISP_CK	CLK_BLIT_PROC	Α	266 MHz	Bdisp processing clock
	CLK_SLIM	CLK_FDMA0	А	450 MHz	SLIM Processing clock
	CLK_STBUS_T2 _0	CLK_IC_IF_100	А	100 MHz	High priority FDMA port
FDMA0	CLK_STBUS_T2 _1	CLK_IC_TS_200	А	200 MHz	Low priority FDMA port
	CLK_STBUS_T1	CLK_IC_IF_100	А	100 MHz	Type 1 interconnect clock
	CLK_SLIM	CLK_FDMA1	А	450 MHz	SLIM Processing clock
	CLK_STBUS_T2 _0	CLK_IC_IF_100	А	100 MHz	High priority FDMA port
FDMA1	CLK_STBUS_T2 _1	CLK_IC_TS_200	А	200 MHz	Low priority FDMA port
	CLK_STBUS_T1	CLK_IC_IF_100	А	100 MHz	Type 1 interconnect clock
DISPLAYS COMP	OSITION				
	CLK_PROC	CLK_DISP_PIPE_200	А	200 MHz	Display pipeline processing clock
	CLK_SYS	CLK_IC_DISP_200	А	200 MHz	Type 3 interconnect clock
HD Display	CLK_PIX	CLK_DISP_HD	в	148.5 MHz	Display-to-Compositor pixel clock
	CLK_REG	CLK_IC_DISP_200	А	200 MHz	Type 1 interconnect clock
	CLK_DISP	CLK_DISP_PIPE_200	А	200 MHz	Display pipeline processing clock
	CLK_IC	CLK_IC_DISP_200	А	200 MHz	Type 3 interconnect clock
SD Display	CLK_PIXEL	CLK_DISP_ID or CLK_DISP_HD	в	13.5 MHz in SD and 148.5 MHz in HD (PIP)	Display-to-Compositor pixel clock
	CLK_REG	CLK_IC_DISP_200	А	200 MHz	Type 1 interconnect clock
			I	1	J

Table 64.	Functional blocks clocking (continued)
-----------	--

Block	Clock pin	Clock signal	S	Max frequency	Comment
	ST_CK	CLK_IC_COMPO_200	А	200 MHz	Type 3 Interconnect clock
	MAIN_CK	CLK_DISP_HD	в	148.5 MHz Max	Main mixer (HD) pixel clock
a	AUX_CK	CLK_DISP_ID	В	108 MHz Max	Aux mixer (SD) pixel clock
Compositor	VP2_CK	CLK_DISP_ID	в	108 MHz Max	Video2 pixel clock (SD or HD)
	GDP3_CK	CLK_DISP_HD or CLK_DISP_ID (CLK_GDP3)	В	148.5 MHz	GDP3 pixel clock (HD or SD)
	TAGE				
	CLK_IC	CLK_IC_IF_100	Α	100 MHz	Type 1 interconnect clock
	PIX_CLK	CLK_PIX_SD	В	27MHz Max	DENC processing clock
DENC	PIX_CLK_FROM _PAD	VIDINCLK FROM PAD	в	27 MHz	This clock is used by DVF in functional mode. Used for testing also.
RGB-to-YCbCr 601/709/240M	CLK_DISP_HD	CLK_DISP_HD	в	148.5 MHz	HD Display Clock
DWCS AWG	CLK_IC	CLK_IC_IF_100	А	100 MHz	Type 1 interconnect clock
DWC3 AWG	CLK_PIX	CLK_PIX_SD	В	27MHz	SD pixel input clock
	CLK_DISP_HD	CLK_DISP_HD	в	148.5 MHz	HD pixel input clock
UpSampler	CLK_PIXEL_SD	CLK_PIX_SD	В	27 MHz	SD pixel input clock
	CLK_PIXEL_HD	CLK_PIX_HD	В	148.5 MHz	Pixel output clock
VTG0	CLK_DISP	CLK_DISP_HD	В	148.5 MHz	HD display clock
VTG1	CLK_DISP	CLK_DISP_SD	В	13.5 MHz	ID display clock
HD Video DAC	сцк	CLK_PIX_HD	в	148.5 MHz	HD Video DAC sampling clock
SD Video DAC	CLK	CLK_PIX_SD	В	108 MHz	SD Video DAC sampling clock
AUDIO DECODING	i				
	CLK_CPU	CLK_LX_AUD_CPU	Α	450 MHz Max	LX processing clock
LX- Audio	CLK_BUS	CLK_IC_100	А	100 MHz	Peripheral Interconnect clock
Audio Glue	CLK_IC	CLK_IC_IF_100	A	100 MHz	Peripheral Interconnect clock in audio peripherals
DOM player 1	CLK_STBUS	CLK_IC_IF_100	Α	100 MHz	Interconnect clock
PCM player 1 see audio clocking scheme	CLK_PCM	CLK_PCM1	с	50 MHz Max	PCM oversampling clock (256xFs) = 256x 192kHz

Table 64. Functional blocks clocking (continued)



Block	Clock pin	Clock signal	S	Max frequency	Comment
PCM reader	CLK_STBUS	CLK_IC_IF_100	Α	100 MHz	Interconnect clock
see audio clocking scheme	CLK_I2S	I2S_SCLK	С	5 MHz	PCM input serial clock
Audio DAC see audio clocking scheme	MCLK	CLK_PCM1	С	256 x Fs, 15 MHz Max	Oversampling clock (Fs = 48 kHz Max)
VIDEO DECODING	İ				
	CLK_CPU	CLK_LX_DMU_CPU	Α	450 MHz	LX Processing clock
DeltaMu ST231	CLK_BUS	CLK_IC_IF_100	A	100 MHz	Peripheral Interconnect clock
	CLK_VID	CLK_VID	A	225 MHz (clk_lx_dh_cpu/2)	DeltaMu Hdw processing clock
DeltaMu Hdw	CLK_BUS (CLK_IC_DELTA _200 ON SS)	CLK_BLIT_PROC	A	266 MHz	DeltaMu STBus initiator and target port clock
	CLK_PP	CLK_PP	В	150 MHz	DeltaMu Hdw Pre- processor clock
TRANSPORT					
	CLK_SYSTEM	CLK_IC_TS_200	Α	200 MHz	Interconnect clock
TSMerger	CLK_27MHZ	CLK_PIX_SD	В	27 MHz	For free running and programmable counters (timestamp)
PTI	CLK_SYSTEM	CLK_IC_TS_200	А	200 MHz	200 MHzType 1 & 2 Interconnect clock
	CLK_TIMER	CLK_PIX_SD	В	27 MHz Max	PCR Timer clock for AV services
RESERVED	RESERVED	RESERVED		-	-
CONNECTIVITY					
	CLK100	CLK_IC_IF_100	А	100 MHz	Type 1 and 2 interconnect clock
	PAD	CLK_ETHERNET	А	75 MHz	potential clock for Ethernet interface
	PHY_TX_CLK PHY_TX_CLK_P S	PAD		75 MHz	Timing reference for MII RX interface (_ps is inverted clock)
GMAC	PHY_RX_CLK PHY_RX_CLK_P S	PAD		75 MHz	Timing reference for MII TX interface (_ps is inverted clock)
	PHY_RMII_CLK	CLK_ETHERNET (VIA PAD)	A	50 MHz	Clock to PHY in MII mode (output through PIOX(Y) pad) REF clock in RMII mode (input or output through PIOX(Y) pad)

Table 64.	Functional blocks clocking (continued)



Block	Clock pin	Clock signal	s	Max frequency	Comment
	STBUS_CLOCK	CLK_IC_IF_100	Α	100 MHz	Type 1 & 2 Interconnect clock
USB2.0 Host	CLOCK48	CLK_USB48	в	48 MHz	From USB FSyn pending confirmation tha PHY will supply
	PHY_CLK_I	CLK_USB60		60 MHz	From USB PLL
	UTMI_PHY_CLK _I	CLK_PHY_USB60		60 MHz	From USB2.0 Phy
	REFCLK_CUST	CLK_USB60		60 MHz	From USB PLL
USB2.0 Phy	REFCLKBYPASS _CUST	TST_CLK_USB60		60 MHz	From pad for test
	STBUS_CLOCK	CLK_IC_IF_100	Α	100 MHz	Type-1 interconnect cloc
	PIX_CLOCK	CLK_DISP_HD	В	148.5 MHz Max	Pixel clock
HDMI Frame formatter	TMDS_CLOCK	CLK_TMDS_HDMI	в	148.5 MHz Max	TMDS clock is 1x or 2x pixel clock
	BCH_CLOCK	CLK_BCH_HDMI	В	148.5 MHz Max	BCH clock is 2x or 4x TMDS clock
PCM player 0	CLK_PCM	CLK_PCM0	с	50 MHz Max	PCM oversampling cloc (256xFs, Fs = 192 kHz Max)
S/PDIF player	SPDIF_CLOCK	CLK_PCM2	с	15 MHz Max	S/PDIF clock 256xFs = 256 x 48 kHz
	CKPXDLL	CLK_PLL_HDMI_PHY	в	148.5 MHz	From rejection PLL
HDMI Analog	СКРХ	CLK_TMDS_HDMI	В	74.25 MHz	From ClockGen B
	sт_ск	CLK_IC_IF_200	A	200 MHz	Type 1 & 2 interconnec clock
DVP	DVP_PIX2_CK	CLK_DVP	В	148.5 MHz in HD mode	D1 video stream clock provided by ClockGen B when in compositor capture mode
		VidInClk from pad	В	148.5 MHz in HD mode	D1 video stream clock
	CLK_STBUS	CLK_IC_IF_100	A	100 MHz	Type 1 & 2 interconnec clock
	CLK_RBC0	CLK_RBC0		75 MHz	Recovery clock, synchronous with received data (75 MHz (provided by SATA PHY
SATA HOST	CLK_ASIC	CLK_ASIC		75 MHz	Used into transport and link layer blocks (75 MHz (provided by SATA PHY
	CLK_RXOOB	CLK_SATA		30 MHz	Used to OOB detection and also used as possibl reference clock for ClockGen B and C (provided by SATA PHY

Table 64. Functional blocks clocking

248/410



Block	Clock pin	Clock signal	s	Max frequency	Comment
MEMORY INTERF	ACES				
	SYSTEM_CLOC K	CLK_EMI_MASTER	А	100 MHz	EMI & PCI can also be clocked from external
EMI-PCI Subsystem	PCI_CLOCK	CLK_PCI	A	33/66 MHz	pads, STBus side will be synchronized to SYSTEM_CLOCK
Subsystem	DEVICE_CLK_IN	EMI_FLASHCLK (PAD)		50 MHz	EMI SS clock when in EMI clock slave mode or PCI clock when in PCI clock slave mode.
GPLMI0	MCLK	MCLK		400 MHz	From GPLMI0 padlogic after divider and DLL
GPLMI0PL	LMI_PL_MCLK	LMI_PL_MCLK	D	800 MHz	From PLL
RESERVED	RESERVED	RESERVED			
COMMS					
	CLK_IC	CLK_IC_IF_100	А	100 MHz	Type 1 & 2 interconnect clock
COMMs	LP_CLOCK	CLK_LPC	В	46.875 kHz	Low power clock
	CLK_DAA	CLK_DAA	В	32.768 MHz	DAA clock
	CLK_DSS	CLK_DSS	В	36.864 MHz	Smart card clock

13.3 CPUs and interconnect clock generation (ClockGen A)

The reference clock can be either an internal 30 MHz clock signal or a clock connected to the SYSCLKINALT pin. The reset value is defined by mode pin[0] value.

This ClockGen is responsible for clocking the following units.

Channel		30	900	450 800		
div#	STi7197 Clk name	OSC	PLL0 HS	PLL0 LS	PLL1	Comment
CLK_DIV_HS[0]	CLK_IC_STNOC	-	/3=300		/3=266 /2=400	-
CLK_DIV_HS[1]	CLK_FDMA0	-	/3=300		/3=266	-
CLK_DIV_HS[2]	CLK_FDMA1	-	/3=300		/2=400	-
CLK_DIV_HS[3]	NOT USED	-	-		/3=266 /4=200	-
CLK_DIV_LS[4]	CLK_SH4_ICK	/32=0.95		/1=450		-
CLK_DIV_LS[5]	CLK_IC_IF_100	-		-	/8=100	-
CLK_DIV_LS[6]	CLK_LX_DMU_CPU	-		/1=450	/2=400	-
CLK_DIV_LS[7]	CLK_LX_AUD_CPU	-		/1=450	/2=400	-

Table 65. ClockGen A mapping



Doc ID 8265038 Rev 2

Channel		30	0 900		800	
div#	STi7197 Clk name	OSC	PLL0 HS	PLL0 LS	PLL1	Comment
CLK_DIV_LS[8]	CLK_IC_DISP_200	-		-	/4=200	-
CLK_DIV_LS[9]	CLK_IC_BDISP_200	-		-	/4=200	-
CLK_DIV_LS[10]	CLK_IC_TS_200	-		-	/4=200	-
CLK_DIV_LS[11]	CLK_DISP_PIPE_200	-		-	/4=200	-
CLK_DIV_LS[12]	CLK_BLIT_PROC	-		-	/3=266	DeltaMu IC at 266 MHz
CLK_DIV_LS[13]	CLK_ETHERNET_PHY	-		/6=75 /9=50 /18=25		-
CLK_DIV_LS[14]	CLK_PCI	-		-	/12=66 /24=33	-
CLK_DIV_LS[15]	CLK_EMI_MASTER	-		-	-	-
CLK_DIV_LS[16]	CLK_IC_COMPO_200	-		-	-	-
CLK_DIV_LS[17]	CLK_IC_IF_200			-	-	two outputs; full
CLK_IC_LS	not used			-	-	speed and half speed

Table 65.	ClockGen A mapping	(continued)
10010 001	Clockdon A mapping	(0011011000)

13.3.1 Block diagram

At POR, all clocks are output at 30 MHz (×1 from USB/SATA osc). The *Figure 26* shows the STi7197 ClockGen A block diagram.






Figure 26. STi7197 ClockGen A block diagram

13.3.2 Clock–off and reduced power

Clocks in group A can be slowed to less than 1 MHz, through register programming or low power signal from LPC, or stopped.

13.3.3 Clock observability

All the clocks of the ClockGen A can be observed on the TRIGGEROUT pad.

The CLOCK_OUT_SEL[5:0] bits of the CLKGNA_CLKOBS_MUX_X_CFG (where X = 1 and 2) configuration register is provided to select the clock which will be routed to the pad.

13.4 Video decoder, display, and Comms clock generation (ClockGen B)

This ClockGen is mainly responsible for generating the clocks used by the video display pipeline. This includes the following units:

- SD and HD displays
- compositor
- video output stage (formatters, HDMI, and DENC)
- HD and SD video DACs

In addition, ClockGen B also generates some processing clocks for the following units:

comms—LPC/PWM



Doc ID 8265038 Rev 2

ClockGen B comprises two digitally controlled frequency synthesizers (FS0 and FS1). The reference clock can be either an internal 30 MHz clock (USB) signal or a clock connected to the SYSCLKINALT pin. The reset value is the SATA Phy clock.

The ClockGen B also includes a digital clock recovery module to recover the encoder clock. The block diagram of ClockGen B is shown in *Figure 28*.

13.4.1 Clock signals

The Table 66 lists the group B clocks with their maximum frequency.

Clock name Maximum frequency (MHz) Description CLK_PIX_HD 148.5 HD pixel clock CLK_PIX_SD 148.5 SD pixel clock (support HD format) CLK_DISP_HD 148.5 HD display clock CLK_DISP_ID 13.5 SD display clock CLK_GDP3 148.5 GDP3 pixel clock (HD or SD) CLK_656 148.5 DVO0 pixel clock CLK_PP 150 Delta Preprocessors CLK_DAA 32.768 DAA clock CLK_DSS 36.864 DSS clock CLK_LPC 46.875 Low Power Controller clock CLK_TTXT 27 Teletext clock CLK_SERLZR_HDMI 148.5 HDMI serializer clock CLK_BCH_HDMI HDMI BCH clock 148.5 CLK_TMDS_HDMI 148.5 HDMI TMDS clock 148.5 CLK_656_1 DVO1 pixel clock

 Table 66.
 Clock generator B

The frequency of all the clocks is programmable. Especially, the video clocks must be set up with respect to the display standard in use.

The *Table 67* gives some programming examples with respect to the targeted application.

Table 67. Video clock domains by applications

Application		CLK_PIXEL_HD	CLK_DISP_HD	CLK_PIXEL_SD	CLK_DISP_ID	CLK_656	CLK_TMDS_HDMI	CLK_GDP3	
Main (1080p60) & Aux	Main 1080p/60Hz GDP3 on main or 720p/60Hz (HD) GDP3 on aux Aux: 480i / 576i (SD) GDP3 on aux	GDP3 on main	148.5	148.5	27	13.5	148.5	148.5	148.5
		148.5	148.5	27	13.5	148.5	NA	13.5	



Application			CLK_PIXEL_HD	CLK_DISP_HD	CLK_PIXEL_SD	CLK_DISP_ID	CLK_656	CLK_TMDS_HDMI	CLK_GDP3
	Main 1080i/30Hz	GDP3 on main	148.5	74.25	27	13.5	148.5	74.25	74.25
Main (HD) & Aux (HD)	or 720p/60Hz (HD) Aux: 1080i/30 Hz or 720p/60Hz(HD) (no DACs outputs)	GDP3 on aux	148.5	148.5	148.5	74.25	148.5	NA	74.25
	Main 1080i/30Hz	GDP3 on main	148.5	74.25	27	13.5	148.5	74.25	74.25
Main & Aux	or 720p/60Hz (HD) Aux: 480i / 576i (SD)	GDP3 on aux	148.5	74.25	27	13.5	148.5	NA	13.5
Main & Aux	Main 480p/576p (ED)	GDP3 on main	108	27	27	13.5	54	27	27
Main & Aux	Aux: 480i / 576i (SD)	GDP3 on aux	108	27	27	13.5	54	NA	13.5
Alternate (main to denc)	Main 480i/576i (SD) Aux: 480i / 576i (SD)	GDP3 on main	108	13.5	27	NA	27	27	13.5
Main & Aux SCART	Main 1080i/30Hz or 720p/60Hz (HD) Aux: 480i / 576i (SD)	GDP3 on main	108 (from FS0)	74.25	27	13.5	148.5	74.25	74.25
	Aux. 46017 5761 (SD)	GDP3 on aux	148.5	74.25	27	13.5	148.5	NA	13.5
	Main 480i/ 576i (SD)	GDP3 on main	108	13.6	27	13.6	NA	NA	13.5
Main & Aux pseudo- SCART	TV (video + gfx) Aux: 480i / 576i (SD) - VCR (video only)	GDP3 on aux	108	13.5	27	13.5	NA	NA	13.5

Table 67.	Video clock domains by applications (continued)
	ridee electrications appliedatione (containada)

13.4.2 Clock generator B startup configuration

After the reset phase, the ClockGen B is by default configured with a 13.5 MHz display clock on both the Main and Auxiliary video outputs.

Table 68.	Clock generator B	default configuration
-----------	-------------------	-----------------------

Clock name	Frequency (MHz)	Description
clk_pix_hd	148.5	HD pixel clock
clk_pix_sd	148.5	SD pixel clock
clk_disp_hd	13.5	HD display clock
clk_disp_id	13.5	SD display clock
clk_gdp3	148.5	GDP3 pixel clock (HD or SD)
clk_656	148.5	DVO pixel clock
clk_dvp	27	DVP clock
clk_daa	32.768	DAA clock



Doc ID 8265038 Rev 2

Clock name	Frequency (MHz)	Description
clk_dss	36.864	DSS clock
clk_lpc	46.875	Low Power Controller clock
clk_pp	27	DeltaMu Preprocessor clock must be re-programmed for 150 MHz frequency.
clk_fso_chan0	108	Clock to HDMI PII rejection
clk_tmds_hdmi	27	HDMI TMDS clock
clk_656_1	13.5	DVO1 pixel clock

Table 68.	Clock generator B default configuration (continued)

13.4.3 Clock frequency change

The clock generator always starts with the default configuration as defined in *Table 68*. Nevertheless, the frequency synthesizers FS0 and FS1 can be re-configured to produce different frequencies.

Clock generator programming—lock/unlock

To prevent any unwanted ClockGen reprogramming, a protection mechanism is provided using the CKGB_LOCK register. This register must be written first with the keyword 0xC0DE to authorize any ClockGen registers update. Writing another data to the CKGB_LOCK register locks all the ClockGen registers.

Clock ratio change without changing FS0 and FS1 programming

The clocks clk_bch_hdmi, clk_tmds_hdmi, clk_656_1, clk_pix_hd, clk_disp_hd, clk_656, clk_gdp2, clk_disp_id, and clk_pix_sd are generated from a master clock (from FS0 and FS1), which is then divided by programmable dividers (by 2, 4, 8, or 1024). These dividers can be redefined using the register CKGB_DISP_CFG without changing the FS0 and FS1 setup. The clock generator design ensures a glitch-free frequency change.

FS0 and FS1 frequency definition

The frequencies generated by FS0 and FS1 are defined by the registers CKGB_FS0/1_MDx, CKGB_FS0/1_PEx and CKGB_FS0/1_SDIVx and is given by the following formula:

$$f_{OUT} = \frac{2^7 \times f_{IN}}{2^{SDIV} \times (1 + MD - PE \times 2^{-15})}$$

where f_{IN} is the frequency of the reference clock (27 or 30 MHz).

13.4.4 Clock frequency reduction

Most of the group B clocks can be divided to reduce the power consumption with the register CKGB_CLK_DIV without stopping the clocks.



13.4.5 Clocks observation

Any group B clock can be routed and observed on the SYSCLKOUT pad.

The configuration register CKGB_CLKOUT_SEL is provided to select the clock which will be routed to the pad.







Figure 27. FS0 and FS1 clocks observation



Doc ID 8265038 Rev 2



Figure 28. ClockGen B block diagram



13.4.6 Frequency synthesizers reference clock

The reference clock of two frequency synthesizers is selectable and can be chosen between the 30 MHz clock coming from the SATA Phy or from the pad SYSCLKINALT.

13.5 Audio clock generation (ClockGen C)

The ClockGen C is responsible for clocking the following units:

- multichannel PCM Player 0 (CLK_PCM0) connected to HDMI or external DACs (stereo)
- stereo PCM Player 1 (CLK_PCM1) connected to internal audio DACs and to HDMI stereo channels
- S/PDIF Player
- stereo audio DAC



Doc ID 8265038 Rev 2

The audio clock generator is a quad-frequency synthesizer which generates the 256 x Fs (audio sampling frequency) from which the I²S serial clock, left-right clock and DAC oversampling clocks are derived.

Typical audio sampling frequencies are: 32 kHz, 44.1 kHz, and 48 kHz for Set-top box applications, and can be up to 192 or 96 kHz for DVD applications.

The three audio players have independent clock generators issued from the same quadfrequency synthesizer. The frequency synthesizer channel#0 clocks the PCM player#0, the channel#1 clocks the PCM player#1, and the channel#2 clocks the S/PDIF player.

Refer to *Section 3.13: Audio subsystem on page 28* for a full overview of the Audio system clocking.

The *Figure 29* shows the block diagram of ClockGen C.




Figure 29. ClockGen C block diagram

13.5.1 Frequency synthesizer reference clock

The reference clock of the frequency synthesizer is selectable and can be chosen between the 30 MHz clock coming from the SATA Phy or from the pad SYSCLKINALT. The reset value is the SATA Phy clock.

13.6 LMI memory clocks (ClockGen D)

The ClockGen D supplies clocks to the LMI memory interface(s). This is a simple ClockGen with a PLL only, the dividing function, to generate the GPLMI IP Mclk, is done inside the LMI padlogic.



13.6.1 Clock signals

The Table 69 lists group D clocks with their maximum and reset frequency.

Table 69.	Clock Generator D

Clock name	Maximum frequency (MHz)	Reset frequency (MHz)	Description
CLK_LMI_PL	800	0	-
CLK_LMI	400	0	Phase altered and divided by 2 version of CLK_LMI_PL

13.6.2 Reference clock

The reference clock can be either an internal 30 MHz clock signal or a clock connected to the SYSCLKINALT pin. The reset value is SYSCLKALTIN.

13.6.3 Clock frequency reduction

Flexible, CPU can reprogram the PLL controls.

13.7 MPEG clock recovery

The MPEG clock recovery is a mechanism to adjust the locally generated clocks with the encoder clock referenced in the program counter reference (PCR) located in the adaptation field of the incoming transport stream.

The STi7197 generates three local clocks from internal frequency synthesizers using a fixed and stable 27 MHz reference clock produced by a crystal.

These three clocks are:

- clk_pix_sd used for standard definition display
- clk_pix_hd used for high definition display
- clk_pcm (256 × Fs, where Fs can take several possible values, such as 32 kHz, 44.1 kHz, and 48 kHz) used for audio output

13.7.1 Clock recovery principle

The mechanism assumes that these three clocks are related to each other.

The recovery is done as usual for the CLK_PIX_SD (generated by the frequency synthesizer FS#0) by comparing the 42 bits PCR value located in the adaptation field of the stream with the local system timer counter (STC) value when a packet arrives. This generates a potential correction that is applied to the CLK_PIX_SD frequency synthesizer. The frequency synthesizer is programmed with new setup values to slow or accelerate the clock.

Regarding the Audio PCM clock recovery, two counters are used.

- A PCM free-running counter, clocked by the PCM Audio frequency synthesizer FS#2.
- A reference counter, clocked by the SD video frequency synthesizer FS#0. The maximum value of this counter is programmable defining the time interval between two consecutive resets. This counter is used as a time-base.



When the reference counter resets, the values of the free-running counter clocked off CLK_PCM is captured into a readable register. This event generates an interrupt to the CPU (CRU_IRQ). The CPU reads the value and compares it with the previously captured value. The difference between two adjacent values gives an indication of the correction to apply to the PCM audio frequency synthesizer FS#2.

The decision to correct the frequency synthesizer's setup is under the control of the software.

The same principle applies for the recovery of the CLK_PIX_HD. A free-running counter is clocked with the HD video frequency synthesizer FS#1. The same reference counter is used. When this counter resets then the output of the free-running counter clocked at CLK_PIX_HD is captured into a readable register.

The Figure 30 shows the block diagram of clock recovery unit (CRU).

27 MHz Crystal Counter max value FS#0 SD Video DIN CRU_IRQ CLK_PIX SD IRQ Zero detect Reference Frequency counter RST/ID synthesizer Cut Down STBus 32-bit Cut Down 32-bit Command register STBus T1 I/F Resync FS#2 ŘST Īd PCM Audio CLK_IC_100 CLK_PCM Type 1 Free-running PCM capture register PCM Frequency counter Target synthesizer Plug FS#1 ¥ RS⁻ ld free-running HD Video CLK_PIX_HD HD capture register HD Frequency counter synthesizer

Figure 30. CRU block diagram



14 Power-on-reset and system reset

14.1 Reset sources

The different reset sources are:

- Power-on-reset (POR) signal, which is applied on the RESETN pad (with glitch suppression using a Schmitt type pad)
- Watchdog reset generated by the ST40 internal Watchdog Timer (WDT)
- UDI reset sent through the ST40 debug port
- Software reset from the ST40 to the ST231 CPU through the ST231 reset filters
- Smartcard insertion

The ST40 manual reset is not used, only the PMU_PRESET_N POR reset is used.

14.2 POR reset (cold reset) vs. system reset (warm reset)

In the POR sequence (cold reset), everything is reset including the clock generators and captured mode pins values.

In the system reset (warm reset) sequence, everything is reset except clock generators and a part of system configuration. The system reset sequence is executed when the reset source is watchdog, UDI, long-time-out reset, or smartcard insertion.

The long-time-out reset can be performed with an interrupt generated from a PIO. The CPU can use this interrupt to identify a long-time-out reset, and then use the WDT to generate a system reset.

14.3 Reset test mode

The reset generator includes a test mode that allows to bypass all the stretchers, and to directly apply a reset signal simultaneously to all the units.



15 Mode pins

The *mode pins* are a group of pads configured in the input mode, and are dedicated to capture values during the power-on-reset sequence that are used to configure certain defined functionalities. The captured values are viewed in the *SYSTEM_STATUS1*[22:0] register.

The mode pins are captured at the rising-edge of the NOTRESETIN signal during the reset phase with setup and hold constraints defined in the *Chapter 20.1: System timing interface*, and are made available to the system to define operating modes, such as ClockGen boot configuration. The *Table 70* describes the mapping of the mode pins on PIO pads.

Bit	Bit field	Controlled unit	Controlling Pad
MODE[0]	Ref clock selection for Clockgen A 0: SYSCLKINALT (Ext) 1: Osc (SATA)	ClockGen A	MII_MDIO [PIO8(3)]
MODE[2:1]	PLL0 startup configuration ⁽¹⁾ 00: Fin/Fout–27/900 MHz 01: Fin/Fout–27/604.8 MHz 10: Fin/Fout–30/900 MHz 11: Fin/Fout–30/600 MHz	ClockGen A	[PIO16(1,0)]
MODE[4:3]	PLL1 startup configuration ⁽¹⁾ 00: Fin/Fout–27/799.2 MHz 01: Fin/Fout–27/399.6 MHz 10: Fin/Fout–30/800 MHz 11: Fin/Fout–30/400 MHz	ClockGen A	MII_MDINT: MII_MDC [PIO9(6):PIO8(4)]
MODE[6:5]	Reset bypasses ⁽²⁾ CPU_RST_OUT_BYPASS[1]: bypass of (LX_Audio+LXDelphi) reset loop back CPU_RST_OUT_BYPASS[0]: bypass of (SH4+LX_Audio+LXDelphi) reset loop back	Reset generator	[PIO16(3:2)]
MODE[7]	Resetout mode (see SYSTEM_CONFIG9, long_reset_mode bit) ⁽³⁾	Reset generator	MII_TXEN [PIO8(2)]
MODE[9:8]	BOOT mode selection: 00: SH4-300 boot first 01: ST231 DeltaMu boot first 10: ST231 Audio boot first	ST40, ST231 Audio, ST231 DeltaMu, request filtering	MII_RXD[3:2] [PIO9(1:0)]
MODE[10]	Reserved (Do not connect)	Reserved	MII_RXDV [PIO7(4)]
MODE[11]	nand_addr_short_not_long ⁽⁴⁾	Nand Controller	MII_RXER [PIO7(5)]
MODE[12]	Serial Flash usage : 0: ATMEL 1: ST Flash	EMI4	MII_RXD[0] PIO8(6)
MODE[13]	Boot device port size at boot: ⁽⁴⁾ 0: 16 bits 1: 8 bits	EMI4 and Nand Controller	[PIO16(4)]

Table 70. Mode pins mapping

262/410

Doc ID 8265038 Rev 2



Information classified Confidential - Do not copy (See last page for obligations)

Downloaded from Arrow.com.

Table 70.	Mode pins mapping (continued)
-----------	-------------------------------

11 5 7			
Bit	Bit field	Controlled unit	Controlling Pad
MODE[14]	emiss_slave_not_master	EMI subsystem	MII_RXD[1] [PIO8(7)]
MODE[16:15]	Boot Device : 00: NOR Flash (EMI controller) 01: NAND Flash (NAND Controller) 10: Serial Flash (SPI controller) 11: Reserved	EMI subsystem	MII_TXD[1:0] [PIO7(7:6)]
MODE[17]	emiss_clock_slave_not_master	EMI subsystem	MII_TXD[2] [PIO8(0)]
MODE[18]	nand_page_large_not_small ⁽⁴⁾	Nand Controller	MII_TXD[3] [PIO8(1)]

1. Allows set up of ClockGen A PLL0 and PLL1 configurations (frequency input/frequency output) without relying on software. The ClockGen A registers CLKGENA_CLKOPSRC_SWITCH_CFG/CFG2 have to be configured to switch the source of STi7197 clocks from oscillator (default mode after reset) to PLL. The use of mode pins speeds up the configuration of ClockGen A. By the time the software changes the CLKGENA_CLKOPSRC_SWITCH_CFG/CFG2 setting, the PLL may already be locked (normally, this makes it possible to mask the PLL lock time). For more details, please contact your local ST representative to access ClockGen A functional specifications.

- 2. Allows bypass of the CPUs handshake in the chain of the reset generator. After boot, the modepin value can be bypassed by using the SYSTEM_CONFIG9[28:27] register. (This register is not reset in the case of a Watchdog reset, and takes the value of the two modepins at reset.) A typical use of this system config bit is to bypass the ST231 resetout. The ST40 may change the boot address of the ST231 (by default 0x0). To allow the ST231 to take into account this new boot address it must be reset again through a config register (SYSTEM_CONFIG29). In that case, the ST231 resetout is NOT propagated to the other IPs, which may have already been configured.
- 3. This bitfield selects the resetout mode (WDOGRSTOUT pin);

In Long ResetOut mode, the reset value guarantees a 200 ms reset out for the resetout.

In Short ResetOut mode, resetout lasts 100 µs.

The resetout period is loaded during reset (RST_CONF) on the *SYSTEM_CONFIG9*[25:0] register (being the resetout period value depending on the mode pin 7 value). This register is not reset in the case of a Watchdog reset and can be reprogrammed after reset to allow for a resetout period of 2.48 s.

 The NAND controller selects among the different memory types based on the three input signals: NAND_PAGE_LARGE_NOT_SMALL, NAND_ADD_SHORT_NOT_LONG, AND NAND_DATA_8_NOT_16. Refer to Table 71.

Table 71.	Memory type based on static input pins
-----------	--

Type select signal				
NAND_PAGE_LARGE_NOT _SMALL	NAND_ADD_SHORT_NOT _LONG	NAND_DATA_8_NOT_16	Туре	Comment
0	0	1	3	
0	0	0	4	Small page
0	1	1	1	devices
0	1	0	2	
1	0	1	7	
1	0	0	8	Large page
1	1	1	5	devices
1	1	0	6	

System configuration registers reset

Some system configuration registers are not affected by a system reset. They keep the value which was written either during the POR reset or by the software.

These registers are:

- mode pins value captured during the POR sequence
- reset generator configuration—resetout duration, CPUresetout bypass(1:0)
- boot mode
- boot size—boot Flash bus width (8 or 16 bits)

264/410

Doc ID 8265038 Rev 2



16 Low power control

Power down mode in the STi7197 consists of having some or almost all clocks running at 1/1024 of their normal speed. This reduces power consumption dramatically and still enables some software to be running, also, it enables the chip to be woken up fairly quickly without having to reboot the application.

Note: Certain precautions must be taken to achieve this: In particular, the DDR SDRAM must be put into self-refresh mode prior to entering this mode, and at wake up there must be no access to DDR until the DDR and associated PadLogic have been restored to their normal mode of operation. If the LMI clock is slowed down (to less than 100 MHz), the DDL of the LMI padlogic will no longer be operational. It will also be necessary to update the refresh interval.

Additionally, a Standby mode is provided whereby some clocks can be completely switched off. This can be a power saving feature for applications where functionalities clocked by a dedicated clock will never be needed.

The standby mode includes different mechanisms: switch-off clocks by programming the ClockGen or some bits of the system configuration module (for the EMI and DDR self-refresh), standby, and sleep modes in the ST40.

The ST40 also supports two main low power modes: sleep and standby (see *ST40 sleep* and standby modes overview on page 269).

The EMI clock cannot be switched off with the ClockGen. Both IPs support the power-down protocol: this is managed by a simple hand-shake between the system configuration register (under control of the CPU) and the two IPs. This mechanism allows the EMI clock to be switched off selectively.

The same mechanism is used to send the DDR into self-refresh mode (power-down protocol between the LMI core and the system configuration module).

16.1 Entering low power modes

Method 1.1: by programming configuration bits in the ClockGen

Using configuration bits of the ClockGen, some clocks can selectively be slowed down (divided by 1024) to enter power down mode whilst others keep their nominal speed. Refer to the ClockGen specifications.

Note: Standby mode (clocks halted) is also controllable through configuration bits of the ClockGen.

Method 1.2: using the low power controller (LPC) module

A global power down command can be issued by using the low power alarm (LPA) timer of the LPC module (part of STi7197 COMMs). Refer to *Figure 31 on page 268*.

All clocks, for which the 1024 divider ratio is available inside the two ClockGens, will be slowed down: the 1024 division is not currently implemented for the following clocks:

- In the ClockGen A:
 - CLK_EMI_MASTER_A (EMI clock @ 100 MHz)
 - CLK_ETHERNET_A (Ethernet clock @ 100 MHz)
- In the ClockGen B:
 - CLK_DSS (DSS clock @ 36.768 MHz)
 - CLK_DAA (DAA clock @ 32.768 MHz)
 - CLK_EMI_MASTER_B (EMI clock @ 100 MHz)
 - CLK_ETHERNET_B (Ethernet clock @ 100 MHz)

Power-down mode is entered upon programming of the LPA timer.

- Note: 1 Use of the LPA Counter is not compatible with use as a WatchDog Timer. Refer to the LPC specification for details.
 - 2 Standby mode (clocks completely switched off) cannot be entered through the LPC.
 - 3 The only way to slow down the clocks for which the 1024 divider ratio is not implemented inside the ClockGen, is to bypass the PLL (By doing this it is possible to reach frequencies in the range of a few MHz), or to use the clockgen configuration registers to reduce the clock frequency generated by the PLL. Refer to clockgen specifications for details.

Method 1.3: using a global power down control bit

A global power down command (all clocks slowed down) can be issued by setting the appropriate configuration bit located in the CONF block register (refer to the System Configuration bit, *SYSTEM_CONFIGT*[23]). Global standby mode (clocks completely switched off) cannot be entered this way.

16.2 Exiting low power modes

Method 2.1; through configuration bits in the ClockGen

If power down is entered by Method 1.1 above, it can clear the bits that are already set in ClockGen while exiting.

Note: This is also valid for standby mode (that is, when clocks were halted through ClockGen configuration).

Method 2.2: through the LPC

If power down is entered by Method 1.2 above: when the LPA counter reaches zero, the LPC releases the global power down command and the ClockGen exits power down mode. The duration of the countdown is user programmable, and can be programmed from a few milliseconds to up to 271 days after LPA has been programmed (LPA counter is 40 bits clocked at 46.87 kHz).

Method 2.3: upon detection of activity on the UHF or IRB inputs

This generates an interrupt (IRB_WAKEUP_INTERRUPT) to the ILC3, which, assuming it has first been programmed accordingly, treats it as a wake up request that it routes to the LPC and also to the CONF module (to clear the global power-down bit). Refer to *Figure 31* on page 268.



Note: **IMPORTANT:** The IRB WAKE UP interrupt routed to the ILC3 is generated only if the global power down command is received by the wake-up interrupt generator module. This implies that the LPC must be programmed (METH 1.2). This also has the effect of slow down the clocks to 1/1024 of their normal frequency.

If power down is entered by method 1.2: the LPC, when it receives the wake up request from the ILC, clears the global power down command that goes to the ClockGen and normal speed is restored.

If power down is entered by method 1.3: the global power-down control bit in the CONF block, when it receives the wake up request from the ILC, clears the global power down command that goes to the ClockGen and normal speed is restored.

If power down is entered by method 1.1: the configuration bits in the ClockGen must be set back to their normal value. This can be done by an interrupt routine. However, if DDR is not operational (because it was sent in self-refresh) this means the interrupt servicing routine is stored in the ST40 cache or stored in external Flash, if EMI is not switched off.

In case that the interrupt going to the ILC3 upon detection of IRB/UHF activity can be treated as a normal interrupt, servicing it then consists of restoring the ClockGen configuration bits.

Note: The same interrupt can be also used to wake-up the ST40 from sleep or standby mode since four interrupt levels provided by the ILC3 are connected to the ST40 IRL.

Method 2.4: upon firing of any selected interrupt

This is just an extension of the latter case. In fact if the condition that the relevant interrupt handler is not located in DDR is fulfilled, then any source can be programmed to trigger the interrupt routine that will clear configuration bits in the ClockGen if power down was entered in that way (method 1.1), or clear the LPA counter to restore normal operation if power down was controlled from the LPC (method 1.2).




Figure 31. Low power mode control hardware

16.3 DDR self-refresh

To send the DDR in self-refresh the CPU needs to write a bit in the system configuration register:

GP-LMI/LMI padlogic configuration SYSTEM_CONFIG11:LMIPL_PLL_POWERDOWN
This write operation activates the power-down protocol for the LMI Core (a power-down
request is received by the LMI). The LMI core completes all of the outstanding
operations, it puts the DDR in self-refresh mode and then answers with a power-down

268/410

Doc ID 8265038 Rev 2



grant. This can be monitored by means of a status bit in the system configuration register:

LMI padlogic status register SYSTEM_STATUS4:LMI_PWRD_ACK

As soon the acknowledge is received the LMI clock can be switched off or slowed down using the methods described before.

After exiting from low power mode the DLLs inside the LMI padlogic must be reset by means of a soft reset using the system configuration bit and the lock condition must be reached:

GP-LMI / LMI padlogic configuration *SYSTEM_STATUS4*:RST_N_LMI (active low)

Note: This procedure has the effect of resetting the LMI core. This implies that the LMI core configuration must be re-done.

The software needs to guarantee that no access is performed to the LMI during powerdown and until LMI and padlogic are restored to the normal mode of operation.

16.4 EMI and PCI clocks stopping*

The clocks of these three IPs can be switched off with the same mechanism used to put the DDR into self-refresh (that is, by means of the power-down protocol executed between the system configuration and the two IPs). For that case the system configuration bits to be used are:

- Power down configuration register SYSTEM_CONFIG12:
 - bit[1] EMI_POWER_DOWN_REQ: Power-down request for EMI module
 - bit[2] PCI_POWER_DOWN_REQ: Power-down request for PCI module
- Power down status register SYSTEM_STATUS15:
 - bit[1] POWER_DOWN_ACK_EMI: EMI power-down acknowledge
 - bit[2] POWER_DOWN_ACK_PCI: PCI power-down acknowledge

16.5 ST40 sleep and standby modes overview

The ST40-300 ISA includes a sleep instruction that can be used to suspend operation of the core to the point where the clocks can be stopped. The ST40-300 top also provides signals to inform an SoC level power or clock controller when it is safe to remove the clock and to determine whether the CSP clock should be stopped or not.

Note: The STi7197 ClockGenA does not allow the ST40 clocks to be switched off because of the missing hand-shake with the ST40. ST40 clocks can only be slowed-down.

Sleep mode

On executing the sleep instruction the ST40-300 core will flush the instructions in the pipeline and complete all outstanding STBus transactions on the initiator port. Once this has been completed the CPU will assert the EXT_ST40_CORE_PDACK signal to indicate that the clock to the core can be removed.

The actual gating of the clock provided to the core is expected to be performed at the SoC level from the clock controller itself in response to the EXT_ST40_CORE_PDACK signal being asserted. This is done to allow the entire clock tree to be stopped and therefore to maximize the dynamic power-saving.



Confidential

269/410

Note: The STi7197 ClockGenA does not allow the ST40_ICK clock to be switched off because of the missing handshake with the ST40.

The CSP also provides a mechanism to enter sleep mode as directed by a system level clock or power controller. In this case the CSP is instructed to enter sleep mode by the system level assertion of the EXT_ST40_CSP_PDREQ signal. At this point the CSP will complete all outstanding STBus requests that it has received. Once the CSP is idle it will internally switch the relevant wake-up control signals to operate correctly with the CSP clock removed and will then assert EXT_ST40_CSP_PDACK to indicate that it is safe to stop the clock to the CSP.

The actual gating of the clock provided to the CSP is expected to be performed at the SoC level from the clock controller itself in response to the EXT_ST40_CSP_PDACK signal being asserted. This is done to allow the entire clock tree to be stopped and therefore to maximize the dynamic power-saving.

- Note: 1 Neither the core nor the CSP will signal readiness to have their clocks removed until all outstanding transactions are completed. Consequently, a pending access to a non-responding peripheral will prevent the ST40-300 entering sleep mode. The system designer must ensure that other initiators and targets in the system are shut down in a manner that ensures all transactions can be completed safely.
 - 2 The STi7197 ClockGenA does not allow the ST40_PCK clock to be switched off because of the missing hand-shake with the ST40.

Exiting sleep mode

Two conditions will cause the ST40 core to exit sleep mode.

- An interrupt on the NMI, IRL, through the interrupt expansion interface or generated by one of the CSP peripherals (if the CSP is still being clocked).
- Either a manual or power-on reset. This can be applied either through the relevant pins on the core, through the user debug interface (UDI), or by the watchdog timer.

De-asserting EXT_ST40_CSP_PDREQ will not cause the CSP or core to resume from sleep and will be ignored. When a return from sleep mode is requested the CSP de-asserts the EXT_ST40_CSP_PDACK signal to indicate to the system level clock controller that it is ready for its clock to be started.

Note: Before starting the CSP clock the system-level clock controller should de-assert EXT_ST40_CSP_PDREQ to prevent the CSP from re-entering sleep mode.

Once the CSP has started to receive a clock it will return to functional mode and will assert the STBus default grant signal to indicate it can start to accept transactions from the STBus.

The CSP also signals internally to the core that it is to wake-up from sleep mode, at which point the core de-asserts its EXT_ST40_CORE_PDACK and waits until the core clock is restarted by the clock controller, therefore allowing the core to continue with execution of instructions.

Note: There is no mechanism in place to prevent the CSP from transitioning into sleep even if the CPU is in functional mode. An operation where the core is being clocked and the CSP is powered down is not supported and should be avoided except during the transitions to and from sleep mode.



17 System config module

17.1 Brief overview

The System Config is a module that holds general purpose configuration registers. It can also be used to read back some system configurations.

Register addresses are shown as SystemConfigBaseAddress + Offset

The SystemConfigBaseAddress is: 0xFE00 1000

17.1.1 Register summary

Table 72. Register summary

	negister summary		
Address offset	Register	Description	Reference
0x0000	DEVICE_ID	Device identifier	on page 274
0x0004	EXTRA_DEVICE_ID	Reserved	on page 274
Status registe	ers		
0x0008	SYSTEM_STATUS0	USB/SATA PHY status register	on page 275
0x000C	SYSTEM_STATUS1	Mode pin status captured during power-on- reset	on page 275
0x0010	SYSTEM_STATUS2	OSC status register	on page 276
0x0014	SYSTEM_STATUS3	LMI-PADLOGIC (LMI_SYS) status register	on page 276
0x0018	SYSTEM_STATUS4	LMI-PADLOGIC (LMI_SYS) status register	on page 277
0x001C	SYSTEM_STATUS5	ClockGen D Jitter estimator capture pattern monitor	on page 277
0x0020	SYSTEM_STATUS6	ClockGen D Jitter estimator beat edge monitor	on page 278
0x0024	SYSTEM_STATUS7	Compensation status registers	on page 278
0x0028	SYSTEM_STATUS8	ClockGenD Jitter estimator beat edge counter monitor	on page 279
0x002C	SYSTEM_STATUS9	HDMI PLL status register	on page 279
0x0030	SYSTEM_STATUS10	USB/LMI PLI Bist counter status register	on page 280
0x0034	SYSTEM_STATUS11	Reserved	on page 280
0x0038	SYSTEM_STATUS12	Thermal sensor status register	on page 281
0x003C	SYSTEM_STATUS13	Reserved	on page 281
0x0040	SYSTEM_STATUS14	Reserved	on page 281
0x0044	SYSTEM_STATUS15	Power down status register	on page 282
Configuration	n registers		
0x0100	SYSTEM_CONFIG0	Transport configuration register	on page 283
0x0104	SYSTEM_CONFIG1	HDMI PHY compensation code register	on page 284



Doc ID 8265038 Rev 2

Address offset	Register	Description	Reference
0x0108	SYSTEM_CONFIG2	HDMI PHY configuration register	on page 285
0x010C	SYSTEM_CONFIG3	DAC /HDMI configuration register	on page 286
0x0110	SYSTEM_CONFIG4	USB / Delta -Mu configuration register	on page 287
0x0114	SYSTEM_CONFIG5	EMI/PCI configuration register	on page 288
0x0118	SYSTEM_CONFIG6	Vidout configuration register	on page 290
0x011C	SYSTEM_CONFIG7	COMMS /Ethernet configuration register	on page 291
0x0120	SYSTEM_CONFIG8	SH4 boot control configuration register	on page 293
0x0124	SYSTEM_CONFIG9	ResetGen configuration register (only sensitive to preset)	on page 294
0x0128	SYSTEM_CONFIG10	ITRQ pads control pin configuration register	on page 295
0x012C	SYSTEM_CONFIG11	LMI padlogic configuration register	on page 295
0x0130	SYSTEM_CONFIG12	LMI padlogic configuration register	on page 297
0x0134	SYSTEM_CONFIG13	LMI padlogic configuration register	on page 299
0x0138	SYSTEM_CONFIG14	LMI padlogic configuration register	on page 300
0x13C	SYSTEM_CONFIG15	Key scan / FDMA configuration register	on page 300
0x0140	SYSTEM_CONFIG16	Comms SSC configuration register	on page 301
0x0144	SYSTEM_CONFIG17	CPXM configuration control register	on page 302
0x0148	SYSTEM_CONFIG18	pad state configuration control register	on page 303
0x014C	SYSTEM_CONFIG19	PIO 0 alternate function control register	on page 303
0x0150	SYSTEM_CONFIG20	PIO 1 alternate function control register	on page 304
0x0154	SYSTEM_CONFIG21	PIO 2 alternate function control register	on page 304
0x0158	SYSTEM_CONFIG22	Compensation configuration registers	on page 305
0x015C	SYSTEM_CONFIG23	Compensation configuration registers	on page 306
0x0160	SYSTEM_CONFIG24	Osc configuration register	on page 307
0x0164	SYSTEM_CONFIG25	PIO 3 alternate function control register	on page 308
0x0168	SYSTEM_CONFIG26	ST230 Lx - AUDIO boot	on page 309
0x016C	SYSTEM_CONFIG27	ST230 Lx - AUDIO reset control and periph address	on page 310
0x0170	SYSTEM_CONFIG28	ST230 DELTA - MU boot	on page 311
0x0174	SYSTEM_CONFIG29	ST230 DELTA -MU reset control and periph address	on page 311
0x0178	SYSTEM_CONFIG30	Reserved	on page 312
0x017C	SYSTEM_CONFIG31	EMI configuration register	on page 312
0x0180	SYSTEM_CONFIG32	Power Down configuration register	on page 313

Table 72. Register summary (continued)





Address offset	Register	Description	Reference
0x0184	SYSTEM_CONFIG33	SOFT_JTAG register for the USB2.0 tap controller	on page 314
0x0188	SYSTEM_CONFIG34	PIO 4 alternate function control register	on page 315
0x018C	SYSTEM_CONFIG35	PIO 5 alternate function control register	on page 315
0x0190	SYSTEM_CONFIG36	PIO 6 alternate function control register	on page 316
0x0194	SYSTEM_CONFIG37	PIO 7 alternate function control register	on page 316
0x0198	SYSTEM_CONFIG38	LMI configuration register	on page 317
0x019C	SYSTEM_CONFIG39	Reserved	on page 318
0x01A0	SYSTEM_CONFIG40	Clock select configuration register	on page 318
0x01A4	SYSTEM_CONFIG41	Thermal sensor configuration register	on page 319
0x01A8	SYSTEM_CONFIG42	LMI configuration register	on page 319
0x01AC	SYSTEM_CONFIG43	LMI configuration register	on page 320
0x01B0	SYSTEM_CONFIG44	Reserved	on page 320
0x01B4	SYSTEM_CONFIG45	Reserved	on page 321
0x01B8	SYSTEM_CONFIG46	PIO 8 alternate function control register	on page 321
0x01BC	SYSTEM_CONFIG47	PIO 9 alternate function control register	on page 322
0x01C0	SYSTEM_CONFIG48	PIO 12 alternate function control register	on page 322
0x01C4	SYSTEM_CONFIG49	PIO 13 alternate function control register	on page 323
0x01C8	SYSTEM_CONFIG50	PIO 15 alternate function control register	on page 324
0x01CC	SYSTEM_CONFIG51	LMI configuration register	on page 325
0x01D0	SYSTEM_CONFIG52	LMI configuration register	on page 326
0x01D4	SYSTEM_CONFIG53	Reserved	on page 326
0x01D8	SYSTEM_CONFIG54	Reserved	on page 327
0x01DC	SYSTEM_CONFIG55	LMI configuration	on page 327
INTC2 regist	ers		
0x0300	INTC2_PRIORITY00	Reserved	on page 328
0x0304	INTC2_PRIORITY04	Reserved	on page 328
0x0308	INTC2_PRIORITY08	Reserved	on page 329
0x0320	INTC2_REQUEST00	Reserved	on page 329
0x0324	INTC2_REQUEST04	Reserved	on page 329
0x0328	INTC2_REQUEST08	Reserved	on page 330
0x0340	INTC2_MASK00	Reserved	on page 330
0x0344	INTC2_MASK04	Reserved	on page 330
0x0348	NTC2_MASK08	Reserved	on page 331

Table 72. Register summary (continued)



Table 72. Register summary (continued)

Address offset	Register	Description	Reference
0x0360	INTC2_MASK_CLEAR00	Reserved	on page 331
0x0364	INTC2_MASK_CLEAR04	Reserved	on page 331
0x0368	INTC2_MASK_CLEAR08	Reserved	on page 332
0x0380	INTC2_MODE	Reserved	on page 332

17.1.2 Device ID register descriptions

DEVICE_II	כ			,	Device ID
31 30 29 28	27 26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 7 6 5	4 3 2 1 0
VERSION	GROUP_ID	DEVICE_ID		MANUFACTURER_ID	JTAG_BIT
Address:	SystemConfi	0x0000			
Туре:	R				
Reset:	0x2D43 E04	1			
Description :	JTAG device	ID			
[3	1:28] VERSION				
[2	7:22] GROUP_ID				
[2	1:12] DEVICE_ID				
l	[11:1] MANUFACTU	RER_ID			
	[0] JTAG_BIT				

EXTRA_DEVICE_ID

Reserved


31 30 29	28	27	26	25	24	23	22	21	20	19	18	17	1	16 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					RESERVED																								
Address:				Sys	ster	nCc	onfi	gВа	ise,	Adc	lres	s +	- (00xC)4														
Туре:				R																									
Reset:				0xX	XXXXX																								
Description	on:			Res	serv	/ed																							
	[31:0] RESERVED																												



17.1.3 System status register description

SYSTEM_STATUS0

USB/SATA PHY status



Confidential

b. Reset value depends on modepins value



STi7197

0

OSCI30_OSCIOK

OSC status

LMI status

SYSTEM_STATUS2

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
															Q															
															ERVE															
															ЯЩК															

Address: SystemConfigBaseAddress + 0x0010

Type: R

0x0000 0000 **Reset:**

Description: OSC status

- [31:1] RESERVED
- [0] OSCI30_OSCIOK:
 - 1: OSCI 30 MHz oscillation stable (ZI output enabled)
 - 0: OSCI 30 MHz oscillation unstable

SYSTEM_STATUS3

Confidential

31 30 29 28 27 26 25 24 23 22 21 20 18 17 16 14 13 12 11 10 9 6 4 з 2 19 15 8 7 5 1 0 LMIPL DLL2 COMMAND[8:0] LMIPL_DLL1_COMMAND[8:0] LMIPL_IOREF_NASRC[6:0] COMPOK LOCK DLL1_LOCK PLL_LOCK RESERVED DLL2 IOREF MIPL LMIPL

Address:	SvstemCon	figBaseAddress +	0x0014
Addioool	Cyclon noon	ngbabbi laalooo l	0,0011

Туре:	R
Reset:	0xXXXX ^(c)

Description: LMI status

[31:29] RESERVED

- [28] LMIPL_IOREF_COMPOK: Can be high only in normal mode and when a new measured code is available on the ASRC lines. When macrocell turns from any other mode to normal mode, delay constraints are applied to COMPOK signal.
- [27:21] LMIPL_IOREF_NASRC[6:0]: Input code to be copied on the AxSRC lines by the compensation cell in Read mode.

c. From LMI Padlogic



[20] LMIPL_DLL2_LOCK: DLL2 lock:0: DDL2 is unlocked

1: DDL2 is locked

- [19:11] LMIPL_DLL2_COMMAND[8:0]: DLL2 command. Reports the command currently being generated by DLL2.
 - [10] LMIPL_DLL1_LOCK: DLL1 lock. 0: DDL1 is unlocked


1: DDL1 is locked

- [9:1] LMIPL_DLL1_COMMAND[8:0]: DLL1 command. Reports the command currently being generated by DLL1.
 - [0] LMIPL_PLL_LOCK: LMIPL PLL lock signal.
 0: LMI PLL is unlocked
 1: LMI PLL is locked

SYSTEM_STATUS4

LMI padlogic status

Information classified Confidential - Do not copy (See last page for obligations)




[0] LMI_PWRD_ACK: 1: LMI power acknowledge

SYSTEM_STATUS5

Clockgen D Jitter estimator capture pattern monitor

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 JITTER_CAPTURE_NOT_PATTERN JITTER_CAPTURE_PATTERN Address: SystemConfigBaseAddress + 0x001C Type: R **Reset:** 0x0000000 **Description:** ClockGenD Jitter estimator capture pattern monitor



[31:16] JITTER_CAPTURE_NOT_PATTERN [15:0] JITTER_CAPTURE_PATTERN

SYSTEM_STATUS6

Clockgen D Jitter estimator beat edge monitor

RES	ERVED									JITTE	R_	BEA	T_E	DGE								
Address:	Syster	nCol	nfigBa	ase	Addre	ess +	0x0	0020														
Туре:	R																					
Reset:	0x0000	0000	0																			
Description:	Clock	GenD) Jitte	r es	timat	or be	eat	edge r	noni	tor												
-] RESER] JITTER			DGE	E			×		0												
SYSTEM_STA	TUS7													С	on	np	en	sat	ioi	n s	taí	tus
31 30 29 28 27	26 25 24	23	22 21	20	19 18	3 17	16	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED			CONF_3V3COMP2_NASRC			CONF_3V3COMP2_COMPOK			CONF_3V3COMP1_NASRC				CONF_3V3COMP1_COMPOK				CONF_3V3COMP0_NASRC				CONF_3V3COMP0_COMPOK	
Address:	Syster	nCol	nfigBa	ase	Addre	ess +	0x0	0024														
Type: Reset:	R 0x0000	0000	0																			
-	Compe] RESER																					
-] CONF_							-														
-								-							sign	al						
-] CONF_] CONF_							•							ian	al						
-] CONF_							-							.gri	a						
	• · · · · · -			'				1				•										



SYSTEM_STATUS8 ClockGenD Jitter estimator beat edge counter monitor 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 $6 \quad 5 \quad 4 \quad 3 \quad 2 \quad 1 \quad 0$ JITTER_BEAT_EDGE_COUNTER CONF_3V3COMP3_COMPOK CONF_3V3COMP3_NASRC RESERVED Address: SystemConfigBaseAddress + 0x0028 R Type: **Reset:** 0x0000000 **Description:** ClockGenD Jitter estimator beat edge pattern monitor [31:24] RESERVED [23:17] CONF_3V3COMP3_NASRC: 3V3 compensation 3: NASRC code [16] CONF_3V3COMP3_COMPOK: 3V3 compensation 3: COMPOK signal [15:0] JITTER_BEAT_EDGE_COUNTER SYSTEM STATUS9 **HDMI PLL status** 22 20 10 22 21

31	30	29	28	27	26	25	24	23	22	21	20	19 18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									(,		RESERVED																HDMI_PLL_LOCK
Ad	dre	ss:				Sys	ster	nCo	onfi	gВа	ase.	Addres	SS +	0x	002	C														
Ту	oe:					R																								
Re	set	:				0x0	000	000	00																					
De	scr	ipti	on	:		HDMI PLL status																								
				[21.	11	BEG	SEE		П																					

[31:1] RESERVED

[0] HDMI_PLL_LOCK: Used to check lock condition of HDMI rejection PLL.
 0: HDMI rejection PLL is unlocked
 1: HDMI rejection PLL is locked



Information classified Confidential - Do not copy (See last page for obligations)

STi7197

SYSTEM_STATUS10

Address:

USB/LMI PLI Bist counter status

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									DUNT									DUNT									UNT				
		IVED							ST_C(st_c(т_со				
		ESER																									L_BIS				
		Œ							B2_P									81_P													
									NS									NS													

SystemConfigBaseAddress + 0x0030

	-)
Туре:	R
Reset:	0x0000000
Description:	Reserved
[31:27] RESERVED
[26:18] USB2_PLL_BIST_COUNT: Value of USB2 PLL Bist counter value
[17:9] USB1_PLL_BIST_COUNT: Value of USB1 PLL Bist counter value
[8:0] LMI_PLL_BIST_COUNT: Value of LMI PLL Bist counter value
SYSTEM_STA 31 30 29 28 27 2	ATUS11 Reserved 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED
Address:	SystemConfigBaseAddress + 0x0034
Туре:	R
Reset:	0xXXXX
Description:	Reserved
[31.0	J NEGENVED



SYSTEM_STATUS12

Thermal sensor status

SYSTEM_STA	TUS12									Th	ner	ma	al s	sen	SO	r si	tat	us
31 30 29 28 27 2	6 25 24 23 22 21 20 19 1	8 17	16 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RESERVED	VOBS			DATA				DATAREADY	OVERFLOW				INTREG				COMPOUT
Address:	SystemConfigBaseAddre	əss +	· 0x003	8														
Туре:	R																	
Reset:	0x0000000																	
Description: [31:18]	Thermal sensor status RESERVED																	
[17]	VOBS: Reserved to debug	- not	connect	ed i	n ap	plica	atio	n.										
	DATA: Output data.				(ア												
[9]	DATAREADY : Set to '1' even held at '0' as long as the ba						con	ver	sior	n is	ove	r, va	alid	for	1 clo	ock p	perio	od,
[8]	OVERFLOW : Overflow of diafter calibration.	gital a	adder, c	orre	spor	nds	to t	he	upp	er li	imit	of t	he t	emp	bera	ture	ran	ige
[7:1]	INTREG: Reserved to debu	g - no	ot conne	ected	d in a	appl	lica	tion	ı.									
[0]	COMPOUT: Reserved to de	ebug	· not co	nneo	cted	in a	ppl	icat	tion	•								
SYSTEM_STA	TUS13	0													R	ese	erv	ed
31 30 29 28 27 2	6 25 24 23 22 21 20 19 1	8 17	16 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RESERVE															
Address:	SystemConfigBaseAddro	ess +	0x003	iC.														
Туре:	R																	
Reset:	0x0000000																	
Description:	Reserved																	
[31:0]	RESERVED																	
SYSTEM_STA	TUS14														R	ese	erv	ed
31 30 29 28 27 2	6 25 24 23 22 21 20 19 1	8 17	16 15	14	13	12	11	10	٩	8	7	6	5	4	3	2	1	0
							••	10	0	0		0	5	4	3	-		

Address:	SystemConfigBaseAddress + 0x0040
Туре:	R
Reset:	0x0000000
Description:	Reserved

[31:0] RESERVED



281/410

STi7197

SYSTEM_STATUS15

Power-down status

3.	1 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	З	2	1	0
													>												POWER_DOWN_ACK_SATA1	RESERVED	POWER_DOWN_ACK_USB2	POWER_DOWN_ACK_USB1	POWER_DOWN_ACK_KEY_SCAN	POWER_DOWN_ACK_PCI	POWER_DOWN_ACK_EMI	RESERVED

Type: R

Reset:	0x00000000
Reset:	0x00000000

Description: Power down status

- [31:8] RESERVED
 - [7] POWER_DOWN_ACK_SATA1: 1: SATA host power down acknowledge
 - [6] RESERVED
 - [5] POWER_DOWN_ACK_USB2: 1: USB2 host power down acknowledge.
 - [4] POWER_DOWN_ACK_USB1: 1: USB1 host power down acknowledge
 - [3] POWER_DOWN_ACK_KEY_SCAN: 1: Key scanner power down acknowledge
 - [2] POWER_DOWN_ACK_PCI: 1: PCI power down acknowledge
 - [1] POWER_DOWN_ACK_EMI: 1: EMI power down acknowledge
 - [0] RESERVED





Information classified Confidential - Do not copy (See last page for obligations)

282/410



17.1.4 System configuration register description

SYSTEM_CONFIG0 Transport stream configuration 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 6 5 8 7 4 3 2 1 0 CFG_TSIN3_PARALLEL_NOT_SERIAL SELECT CFG_TSIN2_NOTSELECT CFG_TSIN3_SELECT RESERVED RESERVED TSIN0_TSIN1 CFG Address: SystemConfigBaseAddress + 0x0100 RW Type: 0x0000000 **Reset: Description:** Transport stream configuration [31:5] RESERVED [4] CFG_TSIN3_PARALLEL_NOT_SERIAL: 0: TSIN3 is in serial mode 1: TSIN3 is in parallel mode [3] CFG_TSIN3_SELECT: 0: TSIN3 of TS_Merger receives output of mux_1 (that is, TSIN0, TSIN1, OR TSIN2 depending upon CFG_TSIN0_TSIN1_SELECT and CFG_TSIN2_NOTSELECT) 1: TSIN3 of TS_Merger receives TSIN3 [2] CFG_TSIN2_NOTSELECT: 0: Input TSIN2 of TSMerger receives TSIN2 1: Input TSIN2 of TSMerger receives output of mux_0 (i.e. TSIN0 or TSIN1 depending of CFG_TSIN0_TSIN1_SELECT) [1] CFG_TSIN0_TSIN1_SELECT: 0: TSIN0 routed through mux_0 to input 1 of mux_1 1: TSIN1 routed through mux_0 to input 1 of mux_1 [0] RESERVED






Figure 32. Transport stream routing to TSMerger

Confidential

Note: CFG_TSIN3_PARALLEL_NOT_SERIAL is an extra programming required to select parallel mode. On reset, the TSIN3 stream by default is in serial mode. Since, on PIO TSIN3 can be selected both in parallel and serial mode, therefore, to receive TSIN3 in parallel mode this bit must be first programmed to 1. Then, serial not parallel configuration inside TSmerger will also be required to process TSIN3 in serial/parallel mode.

SYSTEM_CON	NFIG1 HDMI PHY compensation configurat	ion
31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
	USER_COMP	
Address:	SystemConfigBaseAddress + 0x0104	
Туре:	RW	
Reset:	0x0000000	
Description:	HDMI PHY compensation configuration	

[31:0] **USER_COMP**: External compensation code command to be applied to the HDMI phy.

284/410



SYSTEM_CONFIG2

HDMI / HDMI phy configuration

31	30	29	28	27	26	25	24	23 22	21 20	19	18 17	' 16	15	14	13 ·	2 11	10	9	8	7	6	5	4	3	2	1	0
RESERVED	HDMI_AUDIO_SRC_SEL	HDMI_CEC_RX_ENABLE	CLK_BCH_HDMI_DIVSEL	HDMI_HOT_PLUG_ENABLE	HDMI_POFF_ENABLE	HDMI_PHY_PREEMPWDTHEXT		HDMI_PHY_PREEMPWDTH[2:0]	HDMI_PHY_PREEMPSTR[1:0]	HDMI_PHY_PREEMPON	PROG[1:0]	COMPENSATION_BYPASS							USER COMP[47:32]								
Ad	dre	ess:	:			Sys	stem	Confi	gBase	Add	dress	+ 0x	010	8													
Ту	oe:					RW	/										•										
Re	set	:				0x0	0000								0	7											
De	scr	ipti	ion:			HD	MI P	HY c	onfigu	ratio	on																
		•							U																		
				-	-		SERV																				
				[3	-				_SRC_						-	. A			- 0	- 			•••	.			
				[2					s 2-cha X_ENA			0)		I	Aud	10 51		5 8-	cna	nne	PC		JUL			
				۱۲	-				abled																		
						1: Ir	ndica	tes us	age of	HDN	NI_CE	C_R	X is	ena	bled												
									MI_DI																		
				[2					LUG_E pping c			от	рпп	IG I	Non	PIO											
				[2					ENABL		JIVII_I I	01_	I LO	u_i		110											
				L-	-				wer off		FF) or	HD	MI		1	Ena	bles	POF	F c	n ⊢	IDM	11					
				[2	5]	HDI	MI_P	HY_P	REEM	PWE	тнех	Т															
			[2	24:2	2]	HDI	MI_P	HY_P	REEM	PWE	DTH[2:	0]															
			[2		-				REEM																		
				-	-				REEM																		
			[1	8:1	-		-	-	ogram: up to 1		-			-		r PR0 1: Sp						Ihne					
									up to 1						0	т. ор	eeu	5011	u qu	5 00	50 10	nopa					
				[1	6]	coi	MPE		ON_B		•	elect	is int	erna	ally g	enera	ated	com	per	sat	ion	bits	or e	exte	rnal		
						0: P	rovid	es ex	ernal b	-					_						n cel	II					
									mpensa		-			-			-		on c	ell							
				[15:	0]	USE	ER_C	ОМР	[47:32]	: Ex	ternal	com	pens	satio	on co	mma	nd b	it.									



SYSTEM CONFIG3

Video DAC / HDMI configuration

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

PLL_S_HDMI_MDIV	PLL_S_HDMI_PDIV PLL_S_HDMI_ENABLE S_HDMI_RST_N DVONOTPAD_DVP_MAIN TST_DAC_HD_CMDR TST_DAC_HD_CMDR TST_DAC_SD_CMDR TST_DAC_SD_CMDR TST_DAC_SD_CMDR DAC_HD_HZV DAC_HD_HZV DAC_HD_HZV DAC_SD_HZV DAC_SD_HZV
-----------------	---

Address:	SystemConfigBaseAddress + 0x010C
Туре:	RW
Reset:	0x32644000
Description:	DAC configuration

- [31:24] PLL_S_HDMI_MDIV[7:0]: Sets the dividing factor of the 8-bit programmable input divider.
- [23:16] PLL_S_HDMI_NDIV[7:0]: Sets the dividing factor of the 8-bit programmable loop divider.
- [15:13] PLL S HDMI PDIV[2:0]: Sets the dividing factor of the 3-bit programmable output divider.
 - [12] PLL_S_HDMI_ENABLE: This signal determines the mode of operation of the rejection PLL. 0: PLL is powered down 1: Rejection PLL is powered up
 - [11] **S_HDMI_RST_N**: 0: HDMI serializer reset is asserted
 - 1: HDMI serializer is de-asserted
 - [10] DVONOTPAD DVP MAIN: 0: DVP video input coming from pads
 - 1: DVP video input coming from DVO
 - [9] TST DAC HD CMDR: Functions with CMDR signals. Can be used to force DAC HD O/P.
 - [8] TST_DAC_HD_CMDS: Functions with CMDS signal. Can be used to force DAC HD O/P.
 - [7] TST_DAC_SD_CMDR: Functions with CMDR signals. Can be used to force DAC SD O/P.
 - [6] TST_DAC_SD_CMDS: Functions with CMDS signal. Can be used to force DAC SD O/P.
 - [5] **DAC_HD_HZU**:

1: Disables the DAC HD output current and puts the O/P in high impedance mode, but leaves the reference circuitry powered for fast recovery to active mode.

[4] **DAC_HD_HZV**:

1: Disables the DAC HD output current and puts the O/P in high impedance mode, but leaves the reference circuitry powered for fast recovery to active mode.

[3] **DAC_HD_HZW**:

1: Disables the DAC HD output current and puts the O/P in high impedance mode, but leaves the reference circuitry powered for fast recovery to active mode.

[2] DAC_SD_HZU:

1: Disables the DAC SD output current and puts the O/P in high impedance mode, but leaves the reference circuitry powered for fast recovery to active mode.

[1] DAC_SD_HZV:

1: Disables the DAC SD output current and puts the O/P in high impedance mode, but leaves the reference circuitry powered for fast recovery to active mode.

[0] **DAC SD HZW**:

1: Disables the DAC SD output current and puts the O/P in high impedance mode, but leaves the reference circuitry powered for fast recovery to active mode.



SYSTEM_CONFIG4

STBus / USB configuration control

31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13	13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED USBPHY_INEDGECTRL2 USBPHY_INEDGECTRL2 USBPHY_INEDGECTRL2 USBPHY_INEDGECTRL1	USB_INUCSHIFTT CFG_USB1_OVRCURR_ENABLE CFG_USB1_OVRCURR_ENABLE CFG_TSIN2_SRC_SELECT CFG_TSIN1_SRC_SELECT CFG_TSIN1_SRC_SELECT RESERVED USB_PHY_XTAL_VALID USB_PHY_XTAL_VALID USB1_PRT_OVCURR_SEL USB1_PRT_OVCURR_SEL USB1_PRT_OVCURR_POL USB1_PRT_OVCURR_POL USB1_PRT_OVCURR_POL USB1_PRT_OVCURR_POL USB1_PRT_OVCURR_POL USB1_HOST_SOFT_RESET_ENABLE ENABLE_TID_DELTAMU
Address:	SystemConfigBaseAddress + 0x0110	
Туре:	RW	N
Reset:	0x00000126	0
Description:	STBus/ USB Configuration	
Description		
[31:17]	RESERVED	
[16]	USBPHY_INEDGECTRL2:	
	0: USBPHY_INEDGECTRL2 is inactive	1: USBPHY_INEDGECTRL2 is active
[15]		
[1/]	0: USBPHY_INDCSHIFT2 is inactive USBPHY_INEDGECTRL1:	1: USBPHY_INDCSHIFT2 is active
[14]	0: USBPHY_INEDGECTRL1 is inactive	1: USBPHY_INEDGECTRL1 is active
[13]		
	0: USBPHY_INDCSHIFT1 is inactive	1: USBPHY_INDCSHIFT1 is active
[12]	CFG_USB2_OVRCURR_ENABLE:	
[44]		1: USB2_overcurrent is enabled
[11]	CFG_USB1_OVRCURR_ENABLE: 0: Disabled	1: USB1_overcurrent is enabled
[10]	CFG_TSIN2_SRC_SELECT:	
	0: TSin2 is from PIO6	1: TSin2 is from PIO14
[9]	CFG_TSIN1_SRC_SELECT:	
	0: TSin1 is from PIO12	1: TSin1 is selected from PIO15
	RESERVED	
[7]	USB_PHY_XTAL_VALID: 0: OSC input is invalid	1: OSC input to USB PHY is stable
[6]	USB2_PRT_OVCURR_SEL:	1. OSC input to OSB FITT is stable
[0]	0: From PIO4[6]	1: USB2_PRT_OVCURR_IN is from PIO14[6]
[5]	USB1_PRT_OVCURR_SEL:	[1]
	0: From PIO4[4]	1: USB1_PRT_OVCURR_IN is from PIO12[5]
[4]	USB2_PRT_OVCURR_POL:	
	0: USB2_PRT_OVCURR is sensed active low	1: USB2_PRT_OVCURR is active high



Doc ID 8265038 Rev 2

[3] USB1_PRT_OVCURR_POL:

0: USB1_PRT_OVCURR is sensed active low 1: USB1_PRT_OVCURR is active high


- [2] PLI_CLOCK_STOP:
 - 1: Stops the PLL1600 clock output to LMI padlogic

[1] USB_HOST_SOFT_RESET_ENABLE: 1: Allows soft reset of USB host (active low)

- [0] ENABLE_TID_DELTAMU:
 - 1: Enables TID[3:0] generation for DeltaMu Rasta STBUS plug2

SYSTEM_CONFIG5

EMI / PCI configuration



Doc ID 8265038 Rev 2



[20]] PCI_INT1_FROM_DEVICE:		
	0: Indicates disabled		
	1: Indicates PCI_INT_FROM_DEVICE[1] is enabled		
[19]] PCI_INT2_FROM_DEVICE:		
	0: Indicates disabled		
	1: Indicates PCI_INT_FROM_DEVICE[2] is enabled		
[18]] RESERVED		
[17]] PCI_LOCK_IN_ENABLE:		
	0: indicates disabled 1: Ind	cates usage of PCI_LOCK_IN is enabled	
[16:12]] RESERVED		
[11:10]] FMI_PULLUP_DISABLE[1:0]:		
	0: Pullup is enabled 1: Pul	1: Indicates usage of PCI_LOCK_IN is enabled 1: Pullup is disabled ther re-timing stages are used or not in FMI padlogic E:	
[9:8]	FMI_GEN_CFG[1:0]: Decides whether re-timing stag	es are used or not in FMI padlogic	
[7]] RESERVED		
[6]	FMI_BUSFREE_ACCESS_ENABLE:		
	0: Indicates disabled		
	1: EMI_BUS_FREE_ACCESSPENDING_IN enabled		
[5:1]] RESERVED		
[0]] DVBCI_MODE_ENABLE:		
	0: DVBCI mode is disabled 1: Ind	icates DVB-CI mode is enabled	



Video-out configuration control

31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16	15	14	13	12	11 10	98	7	6	5	4	3	2	1	0
	RESERVED	OLD_FASHIONED_DV01	AUX_NOT_MAIN_DVO1	REF_NO_SYNCH_DV01	H_NOT_V_DV01	SPDIF_CHANNEL_SEL	PCMPLYR0_OUT_SEL		OLD_FASHIONED_DV00	AUX_NOT_MAIN_DVO0	REF_NO_SYNCH_DVO0	H_NOT_V_DVO0	BOT_NOT_TOP_INVERSION	AUDIO_SYNC_MAIN_NOT_AUX	PIP_MODE
Address:	SystemConfigBaseAddress + 0x0	011	8												
Туре:	RW														
Reset:	0x0000				2										
Description:	Video-out configuration				U										
Description	Video out configuration		X												
[31:16]	RESERVED														
[15]	OLD_FASHIONED_DVO1:														
	0: H/V reference and synch are from	VT	G1		1:⊦	I/V refer	rence a	nd s	sync	ch a	re f	rom	ma	in	
[14]	AUX_NOT_MAIN_DVO1:	haar		1	4.1	1/1/		امد		6	- 11	IV -	م م ا		
[10]	0: H/V reference is taken from main of	nar	nne		1: F	I/V refer	rence is	так	en	ron	1 AL	JX C	nar	inei	
[13]	REF_NO_SYNCH_DVO1: 0: Input is H/V sync for DVO1				1: lr	nput froi	m pad i	s H/	/V re	efer	enc	е			
[12]	H_NOT_V_DVO1:											-			
	0: V ref/sync is selected for DVO1				1: H	l ref/syr	ic is sel	ecte	ed						
[11:10]	SPDIF_CHANNEL_SEL:														
	00: SPDIF_CH0 is selected					SPDIF_									
[0.7]	10: SPDIF_CH2 is selected				11:	SPDIF_	_CH3 is	sel	ecte	ed					
[9:7]	PCMPLYR0_OUT_SEL: 000: PCM channel 0 is routed to PCI	ЛЕ	RFA	DFI	R										
[6]	OLD_FASHIONED_DVO0:		,												
	0: H/V reference and synch are from	VT	G0		1: ⊦	I/V refer	rence a	nd s	sync	ch a	re f	rom	ma	in	
[5]	AUX_NOT_MAIN_DVO0:														
	0: H/V reference is taken from main of	har	nne		1: H	I/V refer	rence is	tak	en	fron	n Al	JX c	har	nel	
[4]	REF_NO_SYNCH_DVO0:				4.1.				<u> </u>	- f		_			
[0]	0: Input is H/V sync for DVO0				1:11	nput froi	m pad I	S H/	vre	eter	enc	e			
[3]	H_NOT_V_DVO0: 0: V ref/sync is selected for DVO0				1: ⊦	l ref/syr	ic is sel	ecte	ed						
[2]	BOT_NOT_TOP_INVERSION:														
	0: Inversion is disabled				1: lr	nversior	ı is ena	blec	ł						
[1]	AUDIO_SYNC_MAIN_NOT_AUX:														
	0: Audio synch is taken from VTG_A	1: A	udio sy	nch is t	ake	n fro	om '	VTO	∃_M	AIN					
[0]	PIP_MODE:	niva	r alca a		miv	or									
	1: Video2 plug of compositor is route	u 10	31116	untf	iiixe	a eise 0	II AUX	IIIX	ei						

57

Comms/Ethernet configuration control

31 30 29 28 27	26 25 24	23 2	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED	PHY_INTF_SELECT RESERVED	GLOBAL_POWER_DOWN	RESERVED	MAC_SPEED_SEL	RESERVED	RMII_MODE	MIIM_DIO_SELECT	ETHERNET_INTERFACE_ON		RESERVED		DAA_SERIAL_MODE	SC1_COND_VCC_ENABLE	SC_DETECT_VPP_POL	IRB_DATA_OUT_POL_OD	SC0_DETECT_VCC_POL	SC0_COND_VCC_ENABLE	SC0_NOT_SC1_SELECT	SCCLK1_NOT_CLKDSS	SCCLK0_NOT_CLKDSS	SC1_DETECT_VCC_POL	UART2_CTS_SRC_SELECT	UART2_RXD_SRC_SELECT	SCIF_PIO_OUTEN
Address:	Syster	nCon	figBa	ise/	Addr	res	s +	0x(011	С														
Туре:	RW																							
Reset:	0x080	81000	C																					
Description:	COMM			nt co	onfic		otic	'n				7												
Description.	0010110	10/ 21			Jing	Jui	anc	,,,,																
[31:28] RESER																							
[2]] ENMII:	ENMII: D: Reverse MII mode 1: MII mode																						
	0: Reve	ENMII:): Reverse MII mode 1: MII mode PHY_INTF_SELECT: Selects the type of Ethernet mode																						
[26:25	-	D: Reverse MII mode 1: MII mode PHY_INTF_SELECT: Selects the type of Ethernet mode																						
		D: Reverse MII mode 1: MII mode PHY_INTF_SELECT: Selects the type of Ethernet mode																						
10							J																	
-] RESER					1.																		
[Zv	0: Norm			1_D		N. 1						1: A	ctiv	ate	low	pov	ver							
[22] DAA_C			RL:	DA	Аc	onfi	iqur	atio	n co						P								
-] RESEF							0																
-] MAC_S		SE	L:																				
	0: Indic 1: Indic Remark not nee	ates t <mark><: Us</mark> e	hat th less i	e M. f RN	AC is 111 int	s ru terl	unni face	ng a s is i	at 1 not a	00 1	Иbр	s sp	beed		м_с	CON	IFIG	<mark>7</mark> 71	8]).	MA	C sp	bee	d do	es
[19] RESER	RVED																						
[18] RMII_N	IODE	:																					
	0: MII ir	nterfac	ce act	ivate	ed							1: R	RMII	inte	erfac	ce a	ctiv	ateo	ł					
[17						•		- 1 -			~~~													
[4]	1: MIIM							eis	e tro	om (۱۷۱ <i>۴</i>	4C												
[10	0: All M 1: Ethe	II pad	s in ir	nput	moc	de		trol	led l	by N	ЛАС	;)												
[15:13] RESEF	RVED																						
[12] DAA_S													•										
	0: Sets 1: Sets																							



Information classified Confidential - Do not copy (See last page for obligations)

- [11] SC1_COND_VCC_ENABLE: Enables control of smart card VCC upon detection of smart card removal or insertion. This bit is overridden by PDES_SC_MUXOUT, which is driven by a configuration bit in the PDES.
 - 0: Alternate PIO output pin SC_NOT_SETVCC is driven permanently low
 - 1: Alternate PIO output pin SC_NOT_SETVCC is controlled according to input SC_DETECT
- [10] SC_DETECT_VPP_POL:
 - 0: Output pin SC_NOT_SETVPP is PDES_SC_SETVPP
 - 1: Output pin SC_NOT_SETVPP is inverted of PDES_SC_SETVPP
- [9] IRB_DATA_OUT_POL_OD: Selection of polarity of IRB output signal routed as alternate function
 - IRB_DATA_OUT_OD to PIO_3[6] (normally configured as open-drain)
 - 1: Polarity of IRB_DATA_OUT_OD is inverted
 - 0: IRB_DATA_OUT_OD has same polarity as IRB_DATA_OUT
- [8] SC0_DETECT_VCC_POL:
 - 0: Output pin SC_NOT_SETVPP is not inverted 1: Output pin SC_NOT_SETVPP is inverted
- [7] SC0_COND_VCC_ENABLE: Enables control of smart card VCC upon detection of smart card removal or insertion. This bit is overridden by PDES_SC_MUXOUT, which is driven by a configuration bit in the PDES.
 - 0: Alternate PIO output pin SC_NOT_SETVCC is driven permanently low
 - 1: Alternate PIO output pin SC_NOT_SETVCC is controlled according to input SC_DETECT
- [6] SC0_NOT_SC1_SELECT: 0: Smartcard1 is selected
- 1: Smartcard 0 is selected
- [5] SCCLK1_NOT_CLKDSS: Smartcard clock muxing selection.
 0: Smartcard clock sourced from CLK_DSS (CLKgen B)
 - 1: Smartcard clock sourced from smartcard clock generator (COMMS): SCCLKGEN1_CLK_OUT
- [4] **SCCLK0_NOT_CLKDSS**: Smartcard clock muxing selection.
 - 0: Smartcard clock sourced from CLK_DSS (CLKgen B) 1: Smartcard clock sourced from smartcard clock generator (COMMS): SCCLKGEN0_CLK_OUT
- [3] SC1_DETECT_VCC_POL:
 - 0: Output pin SC1_NOT_SETVCC is not inverted 1: Output pin SC1_NOT_SETVCC is inverted
- [2] UART2_CTS_SRC_SELECT: 0: From PIO4[2]

[0] SCIF_PIO_OUTEN: 0: Used as regular PIO

- [1] UART2_RXD_SRC_SELECT:0: From PIO4[1]
- 1: UART2_CTS is from PIO12[2] 1: UART2_RXD is from PIO12[1] 1: SCIF output enable

<u>292/4</u>10



SH4 boot configuration control

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 BOOT RESERVED SH4_ALLOW_ Address: SystemConfigBaseAddress + 0x0120 RW Type: 0x01^(d) **Reset:** This register configures the ST40 boot process. Bit 0 controls the ST40 boot request **Description:** upon reset. Its value depends on the mode_pins (9:8) captured during the reset period. [31:1] RESERVED [0] SH4_ALLOW_BOOT: ST40 request filter control. 0: Request bypassed 1: Request enabled

d. 0x01 when MODE[9:8]=00; ST40 boots, 0x00 for other values of MODE[9:8].



Reset Gen configuration control

STi7197

31 30	29	28 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED	LONG_RESET_MODE	CPU_RST_OUT_BYPASS[1:0]	RESERVED													RESETOUT_PERIOD													
Addre	ess	:		Sys	sten	nCo	onfi	gBa	iseA	ddi	res	s +	0x	012	4														
Type:				RW	1																								
Reset	:			0xX	xx	X ^(e))									6													
Desci	ripti	ion:		Res	set (Ger	n co	onfi	gura	tior	ו																		
		[31:3	80]	RES	SER	VED	C																						
		[2	9]	LOI	NG_	RES	SET	_м	ODE	: Re	ese	etOu	ut m	node	. Re	eset v	/alı	ue f	rom	mo	ode	pin	(7)						
		[28:2	[7]	CPI	J_R	ST_	OU	T_E	BYP/	SS	;[1:	:0]:	7																
											· · ·	· · ·			•	X_AL				•				•					
											1	· •	pa	SS 0	f (S	H4+l	_X_	_Au	dio⊦	-LX	Del	phi)	res	et lo	оор	bac	k		
		10	61					nn r	node	pin	1 (0	.5).																	
		-		RES				EDI		Der	i o o	l of	De	+C	\ + :	n 07			رمام	_									
		[25]	IJ													n 27 1 arante					roe	ot o	+						
					•				mod						•		563	5 a 2	200	1113	163		uı.						
																x res	et	out	of 2	2.48	s.								
																ode ⁽¹						hort	t Re	set	Out	moo	de		
1. Lor	ng Re	esetOut	mo	de is	sele	cted	wh	en th	ne CO	NF	inp	out n	node	e_pir	า(7)	is set	to	1.											



^{294/410}

SYSTEM_CONFIG10 **ITRQ** pins configuration control 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 DIR DIR ITRQ2_DIR ITRQ1_DIR RESERVED ITRQ3 ITRQ0_ Address: SystemConfigBaseAddress + 0x0128 RW Type: **Reset:** 0x000F **Description:** ITRQ pins configuration [31:4] RESERVED [3] ITRQ3_DIR: 1: ITRQ3 is configured as input 0: ITRQ3 is configured as output [2] ITRQ2_DIR: 1: ITRQ2 is configured as input 0: ITRQ2 is configured as output [1] ITRQ1_DIR: 0: ITRQ1 is configured as output 1: ITRQ1 is configured as input [0] ITRQ0_DIR: ITRQ0 pin direction: 0: ITRQ0 configured as output 1: ITRQ0 configured as input SYSTEM_CONFIG11 GP-LMI / LMI padlogic configuration control 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ENB LMIPL_BYPASS_PAD_DQS_VALID CMOS_MODE_LMI_POWERDWNACK_ Ч LMIPL_BYPASS_PDL_DQSEN Ē OPZ LMIPL_PLL_POWERDOWN GLUE_RETIME_LMI_TO_ SELECT ENZI LMIPL_PLLDIV_D[7:0] PLLDIV_R[2:0] LMI_SINGLE_RANK_SEL DQS270_DEL CLK1_ENABLE N LMIPL RESERVED RST_N_LMI LMIPL_ENABLE SERVED SINGLE_RANK_ **RST** LMIPL M

Address: SystemConfigBaseAddress + 0x012C RW Type:

Reset: 0x00000D28

Description: LMI padlogic configuration



[31:30] RESERVED [29] CMOS_MODE_LMI_POWERDWNACK_ENB 0: CMOS mode power mode is disabled 1: CMOS mode power mode is enabled [28] LMIPL_DQS270_DEL_OPZ: Selects dqs270_del as 3T/4 or T/2 (1=T/2) [27] RST_N_LMI: 1: LMI sub system reset. Active Low. [26:20] RESERVED [19] LMI_GLUE_RETIME_LMI_TO_PLI: 0: No re-time 1: Re-time is done [18] CLK1_ENABLE: 0: clk1 is disabled 1: clk1 is enabled [17] SINGLE_RANK_SELECT: 0: Dual rank (default) 1: Single rank is selected [16] LMIPL_BYPASS_PDL_DQSEN: 1: Bypasses PDL component of DQS_EN_DEL timing. [15] LMIPL_BYPASS_PAD_DQS_VALID: 1: Bypasses dummy pad component of DQS_EN_DEL timing. [14] LMI_SINGLE_RANK_SELECT: 0: Dual rank is selected 1: Single rank is selected [13] LMIPL_ENABLE_ENZI: 1: Overrides ENZI disable when MODEZI = 0 (differential input mode). [12] LMIPL_PLL_POWERDOWN: PLL power down 0: Normal mode 1: Power down mode [11:9] LMIPL_PLLDIV_R[2:0]: Default values for PLL output clock at 666 MHz Values for PLL output clock at 800 MHz: $LMIPL0_PLLDIV_R(2:0) = 100$ [8:1] LMIPL_PLLDIV_D[7:0]: Default values for PLL output clock at 666 MHz Values for PLL output clock at 800 MHz: LMIPL0_PLLDIV_R[2:0] = 100

[0] **RST_N_LMIPL**: LMISYS_PL reset. Active low.



GP-LMI / LMI padlogic configuration control

31	30	29	28	27	26	25	24	23	22	21	20	19 ⁻	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CONF_LMIPL_FUNC_OTHERS_PD	CONF_LMIPL_FUNC_OTHERS_PU	CONF_LMIPL_FUNC_CMDDQSNCKN_PD	CONF_LMIPL_FUNC_CMDDQSNCKN_PU	LMIPL_IOREF_TQ	LMIPL_IOREF_DDR_COMP	LMIPL_IOREF_ACCURATE	LMIPL_IOREF_FREEZE	LMIPL_IOREF_COMPTQ	LMIPL_IOREF_COMPEN				LMIPL_IOREF_RASRC[6:0]				LMIPL_FUNC_TQ_VREF	LMIPL_FUNC_USEPAD_VREF		LMIPL_FUNC_ODTA	LMIPL_FUNC_MODEZI	LMIPL_FUNC_ZOUTPROGA_CMD	LMIPL_FUNC_ZOUTPROGA_CK	LMIPL_FUNC_ZOUTPROGA_DQDQSDM	LMIPL_FUNC_PROGB_CMD	LMIPL_FUNC_PROGB_CK	LMIPL_FUNC_PROGB_DQDQSDM	LMIPL_FUNC_PROGA_CMD	LMIPL_FUNC_PROGA_CK	LMIPL_FUNC_PROGA_DQDQSDM	LMIPL_FUNC_DDR
Ad	ldre	ess	:			Svs	ster	nCo	onfi	qBa	seA	ddr	es	s +	0x(013	0		2												
	pe:					RW				0									U												
-	set							018	30F								X														
			ion																												
20		.br		•		Gi	GP-LMI / LMI padlogic configuration																								
				[3			GP-LMI / LMI padlogic configuration														N,										
				10			CONF_LMIPL_FUNC_OTHERS_PD: (func_pdn_active_hi) Other pads than CMD, DQS														CNI										
				[3							and.		101	15	PU): (n	unc_	_pu_	_ac	live_	_nig	n) C	Jine	er pa	aus	inar		VID,	DQ	5IN,	
				[2	-						NC	СМ	DD	QS	NC	KN_	_PC) : (fu	unc_	_pdı	n_a	ctive	e_lo)CN	1D, I	DQS	SN,	СКІ	N pa	ad	
				10		pull								~~				. /6.				• • • •	1->	~~~				~~~		-1	
				[2		pull					NC_	CIVI	טט	Q5	NC	KN_	_PU) : (11	nc [_]	_pu	_aci	ive_	_10)	CIVI	D, L	JQS	on, C		ı pa	a	
				[2		LMI	-				2:																				
						1: IC																									
				[2	-						DR_0					_ 1															
				[2]							omp CU			n s	igna	al.															
				Ľ٢							sele		L .																		
				[2	24]	LMI	PL_	IOF	REF	_FF	REEZ	2 E:																			
						1: F	ree	zes	con	nper	nsati	on c	ode	э.																	
				[2	23]	LMI	PL_	IOF	REF	_CC	OMP	TQ:	Op	bera	ting	g mo	ode														
				-	-						OMP		•			-		•													
			[2		-						SR	-	-	•																	
				-	-											-			-					J							
				-	-		-	_	-	_	EPA TB:	ע_ע	RE		USe	9 PA	ND S	settii	ng i	orv	RE		pac	J.							
				-	-							יחס	ΓΔ		דר	3 იი	ntro	lling	יר ר	n Di	<u>р</u> Та	rmi	nati	on							
				[]	-] LMIPL_FUNC_ODTA : ODTA / ODTB controlling On Die Termination 00: Disabled $01: RTT2 = 150 \Omega$																									
						10:				0Ω										RT											

57

- [10] LMIPL_FUNC_MODEZI: Receiver mode select (I/O MODEZI)
 - 0: Differential 2.5 V receiver for DDR1 or Differential 1.8 V receiver for DDR2 1: 2.5 V Digital CMOS receiver for DDR1 or 1.8 V Digital CMOS receiver for DDR2
- [9] LMIPL_FUNC_ZOUTPROGA_CMD: (func_zoutproga_abc) Outputs buffer impedance (I/O ZOUTPROGA).
- [8] LMIPL_FUNC_ZOUTPROGA_CK: (func_zoutproga_k) Outputs buffer impedance (I/O ZOUTPROGA).
- [7] LMIPL_FUNC_ZOUTPROGA_DQDQSDM: (func_zoutproga_d) Outputs buffer impedance(I/O ZOUTPROGA).
 - 0: 25 Ω (Strong SSTL2) 1: 40 Ω (Weak SSTL2)
 - 1: 40 12 (Weak 551L2)
- [6] LMIPL_FUNC_PROGB_CMD: (func_progb_abc) PROGB for CMD pads.
- [5] LMIPL_FUNC_PROGB_CK: (func_progb_k) PROGB for CK/CKN pads.
- [4] LMIPL_FUNC_PROGB_DQDQSDM: (func_progb_d) PROGB for DQ/DQS/DQSN/DM pads.
- [3] LMIPL_FUNC_PROGA_CMD: (func_proga_abc) PROGA for CMD pads.
- [2] LMIPL_FUNC_PROGA_CK: (func_proga_k) PROGA for CK/CKN pads.
- [1] LMIPL_FUNC_PROGA_DQDQSDM (func_proga_d): PROGA for DQ/DQS/DQSN/DM pads.
- [0] LMIPL_FUNC_DDR: DDR mode 0: DDR1 operation mode (2.5 V)

1: DDR2 operation mode (1.8 V)



GP-LMI / LMI padlogic configuration control

																			•		•									
31	30 29	28	27	26	25	24	23	22	21	20	19	18	17	16	6 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RESERVED					LMIPL_FORCE_DQS_VALID_MINUS_HALF	LMIPL_FORCE_ODT_INT_MINUS_HALF		RESERVED		LMIPL0_SEL_OEN_DEL														LMIPL0_DLL1_INT_CMD_CON	LMIPL0_DLL1_EXT_CMD_CON	LMIPL0_PDL_CLK_OPZ_DLL1	LMIPL0_DLL1_SOFT_RST
Ado	dress	:			Sys	ster	nCc	onfi	gBa	ise/	Ada	lres	s +	0>	x013	84	(7)	P											
Тур	e:				RW	/																								
Res	set:				0x0	000	000	00									V													

Description: LMI padlogic configuration

[31:23] RESERVED

- [22] LMIPL FORCE DOS VALID MINUS HALF: Utilizes negative shift of DDR 0.5 CAS latency in DDR2 mode for dqs270_valid timing. 0: Aligned
 - 1: T/2
- [21] LMIPL_FORCE_ODT_INT_MINUS_HALF: Utilizes negative shift of DDR 0.5 CAS latency in DDR2 mode for odt_int timing. 0: Aligned 1: T/2

- [20:18] RESERVED
 - [17] LMIPLO_SEL_OEN_DEL: DATA/DM output enable timing options (T/4 resolution).
- [16:8] LMIPL0_DLL1_USR_CMD[8:0]: Allows user control of DLL1 delay.
- [7:4] LMIPLO_DLL1_LOCK_CON[3:0]: Defines lock condition for DLL1.
 - [3] LMIPLO_DLL1_INT_CMD_CON: Controls which internal delay command is used for DLL1.
 - [2] LMIPL0_DLL1_EXT_CMD_CON: Controls which external delay command is used for DLL1.
 - [1] LMIPL0_PDL_CLK_OPZ_DLL1: Selects CLK_COMMAND inputs for DLL1 PDLs (LOW = PDL output, HIGH = DLL output).
 - [0] LMIPL0_DLL1_SOFT_RST: DLL1 soft reset.



LMI padlogic configuration control

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CON DLL2 CON RST CON CMD -MIPL_DLL2_EXT_CMD_ LMIPL_DLL2_INT_CMD_ CLK_OPZ_ SOFT LOCK LMIPL_DLL2_USR RESERVED DLL2_ DLL2 -MIPL_PDL LMIPL LMIPL

Address:	SystemConfigBaseAddress + 0x0138
----------	----------------------------------

Type: RW

Reset: 0x0000

Description: LMI Padlogic configuration

- [31:17] RESERVED
- [16:8] LMIPL_DLL2_USR_CMD: Allows user control of DLL2 delay.
- [7:4] LMIPL_DLL2_LOCK_CON: Defines lock condition for DLL2.
 - [3] LMIPL DLL2 INT CMD CON: Controls which internal delay command is used for DLL2.
 - [2] LMIPL_DLL2_EXT_CMD_CON: Controls which external delay command is used for DLL2.
 - [1] LMIPL_PDL_CLK_OPZ_DLL2: Selects CLK_COMMAND inputs for DLL2 PDLs (LOW = PDL output, HIGH = DLL output).
 - [0] LMIPL_DLL2_SOFT_RST: DLL2 soft reset. 0: DLL2 soft reset is inactive 1: DLL2 soft reset is active

SYSTEM_CONFIG15

FDMA and key scan configuration

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FDMA_REQ3	FDMA_REQ2	FDMA_REQ1	FDMA_REQ0	FDMA_REQ3_ENABLE	FDMA_REQ2_ENABLE	FDMA_REQ1_ENABLE	FDMA_REQ0_ENABLE											חבטבועבע										KEY_SCANIN3_ENABLE	KEY_SCANIN2_ENABLE	KEY_SCANIN1_ENABLE	KEY_SCANIN0_ENABLE

Address:

SystemConfigBaseAddress + 0x013C

RW Type:

Reset: 0x000000

Description: FDMA and key scan configuration

- [31] FDMA_REQ3: Internal FDMA reg 3 ORed with external FDMA reg 3
- [30] FDMA_REQ2: Internal FDMA req 2 ORed with external FDMA req 2
- [29] FDMA_REQ1: Internal FDMA req 1ORed with external FDMA req 1



- [28] FDMA_REQ0: Internal FDMA req 0 ORed with external FDMA req 0
- [27] FDMA_REQ3_ENABLE: External FDMA req 3 enable
- [26] FDMA_REQ2_ENABLE: External FDMA req 2 enable
- [25] FDMA_REQ1_ENABLE: External FDMA req 1 enable
- [24] FDMA_REQ0_ENABLE: External FDMA req 0 enable
- [23:4] RESERVED
 - [3] KEY_SCANIN3_ENABLE: 0: Indicates key_scanin3 disabled
 - [2] KEY_SCANIN2_ENABLE: 0: Indicates key_scanin2 disabled
 - [1] KEY_SCANIN1_ENABLE: 0: Indicates key_scanin1 disabled
 - [0] KEY_SCANINO_ENABLE: 0: Indicates key_scanin0 disabled
- 1: Indicates key_scanin3 enabled
- 1: Indicates key_scanin2 enabled

1: Indicates key_scanin1 enabled

1: Indicates key_scanin0 enabled


SYSTEM_CONFIG16

Comms SSC configuration

				\frown							-	-	
31 30 29 28 27 20	6 25 24 23 22 21	20 19 18	17 16		13	12 11	10 9	87	6	54	3	2 1	0
	RESERVED	SSC3_SCLK_IN	SSC3_MTSR_IN_SEL[1:0]	SSC3_MRST_IN_SEL[1:0]	RESERVED	SSC2_SCLK_IN[1:0]	SSC2_MTSR_IN_SEL[1:0]	SSC2_MRST_IN_SEL[1:0]		RESERVED	SSC1_MRST_IN_SEL	RESERVED	SSC0 MRST IN SEL
Address:	SystemConfigBa	seAddres	s + 0x	0140									
Туре:	RW												
Reset:	0x000000												
Description:	Comms SSC cor	nfiguratior	ı										
[31:20]	RESERVED												
[19:18]	SSC3_SCLK_IN:												
	00: ssc3_sclk_in fre	om PIO3[6	i]			01: ssc	3_sclk_	in from	PIO	13[2]			
	1x: ssc3_sclk_in fr	rom PIO13	(6)										
[17:16]	SSC3_MTSR_IN_S												
	00: ssc3_mtsr_in fr	-	-			01: ssc	3_mtsr_	_in from	1 PIO	13[3]			
	1x: ssc3_mtsr_in fr		[/]										
[15:14]	SSC3_MRST_IN_S		• 7			01	0 mrot	in from		0(7)			
	00: ssc3_mrst_in fr 10: ssc3_mrst_in fr	-	-			01: ssc 11: ssc							
[13]	RESERVED	-						-	-	. /			
	SSC2_SCLK_IN[1	:01:											
[]	0x: ssc2_sclk_in fro 11: ssc2_sclk_in fro	om PIO3[4	-			10: ssc	2_sclk_	in from	PIO [.]	12[0]			









PAD State control

31 30 29 28	1 1
	RESERVED PULL_UP_ENABLE SLEEP_MODE_ON
Address:	SystemConfigBaseAddress + 0x0148
Туре:	RW
Reset:	0x0000
Description:	Pad state configuration
[RESERVED PULL_UP_ENABLE: O: Indicates pull up is de-active 1: Indicates pad pullup is active
	[0] SLEEP_MODE_ON : 0: Indicates switched off 1: Indicates sleep mode control switched on
SYSTEM_C 31 30 29 28	CONFIG19 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED PIO0_ALTFOP1_MUX_SEL_BUS PIO0_ALTFOP0_MUX_SEL_BUS
Address:	SystemConfigBaseAddress + 0x014C
Туре:	RW
Reset:	0x0000
Description:	PIO0 alternate function output configuration :16] RESERVED
	5:8] PIO0_ALTFOP1_MUX_SEL_BUS
	[7:0] PIO0_ALTFOP0_MUX_SEL_BUS
A	Nternate 1: PIO0_ALTFOPJ_MUX_SEL_BUS(n) = 00 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)] Nternate 2: PIO0_ALTFOPJ_MUX_SEL_BUS(n) = 01 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)] Nternate 3: PIO0_ALTFOPJ_MUX_SEL_BUS(n) = 10 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]



31315	Alternate function output control for PIO
31 30 29	28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED PIO1_ALTFOP1_MUX_SEL_BUS PIO1_ALTFOP0_MUX_SEL_BUS
Address:	SystemConfigBaseAddress + 0x0150
Туре:	RW
Reset:	0x0000000
Descriptio	on: Alternate Function PIO1 Output Control
	[31:16] RESERVED
	[15:8] PIO1_ALTFOP1_MUX_SEL_BUS
	[7:0] PIO1_ALTFOP0_MUX_SEL_BUS
	\sim
Note:	Alternate 1: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 00 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
	Alternate 2: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 01 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
	Alternate 3: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 10 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
	Alternate 3: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 10 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)] Alternate 4: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0,1); (n = 0)]
SYSTEN	
	Alternate 4: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0,1); (n = 0)]
	Alternate 4: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0, 1); (n = 0)] Alternate function output control for PIO 2
	Alternate 4: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0, 1); (n = 0)] M_CONFIG21 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
31 30 29	Alternate 4: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0, 1); (n = 0)] A_CONFIG21 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED
31 30 29 Address:	Alternate 4: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0, 1); (n = 0)] A_CONFIG21 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED PIO2_ALTFOP1_MUX_SEL_BUS PIO2_ALTFOP1_MUX_SEL_BUS SystemConfigBaseAddress + 0x0154
31 30 29 Address: Type:	Alternate 4: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0, 1); (n = 0)] A_CONFIG21 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED PIO2_ALTFOP1_MUX_SEL_BUS PIO2_ALTFOP1_MUX_SEL_BUS SystemConfigBaseAddress + 0x0154 RW 0x00000000
31 30 29 Address: Type: Reset:	Alternate 4: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0, 1); (n = 0)] A_CONFIG21 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED PIO2_ALTFOP1_MUX_SEL_BUS PIO2_ALTFOP1_MUX_SEL_BUS SystemConfigBaseAddress + 0x0154 RW 0x00000000
31 30 29 Address: Type: Reset:	Alternate 4: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0, 1); (n = 0)] A_CONFIG21 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED PIO2_ALTFOP1_MUX_SEL_BUS PIO2_ALTFOP1_MUX_SEL_BUS SystemConfigBaseAddress + 0x0154 RW 0x00000000 on: PIO2 alternate function output configuration [31:16] RESERVED
31 30 29 Address: Type: Reset:	Alternate 4: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0, 1); (n = 0)] A_CONFIG21 Alternate function output control for PIO 2 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED PIO2_ALTFOP1_MUX_SEL_BUS PIO2_ALTFOP1_MUX_SEL_BUS SystemConfigBaseAddress + 0x0154 RW 0x00000000 on: PIO2_alternate function output configuration [31:16] RESERVED [15:8] PIO2_ALTFOP1_MUX_SEL_BUS
31 30 29 Address: Type: Reset:	Alternate 4: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0, 1); (n = 0)] A_CONFIG21 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED PIO2_ALTFOP1_MUX_SEL_BUS PIO2_ALTFOP1_MUX_SEL_BUS SystemConfigBaseAddress + 0x0154 RW 0x00000000 on: PIO2 alternate function output configuration [31:16] RESERVED
31 30 29 Address: Type: Reset:	Alternate 4: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0, 1); (n = 0)] A_CONFIG21 Alternate function output control for PIO 2 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED PIO2_ALTFOP1_MUX_SEL_BUS PIO2_ALTFOP1_MUX_SEL_BUS SystemConfigBaseAddress + 0x0154 RW 0x00000000 on: PIO2_alternate function output configuration [31:16] RESERVED [15:8] PIO2_ALTFOP1_MUX_SEL_BUS
31 30 29 Address: Type: Reset: Descriptio	Alternate 4: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0, 1); (n = 0)] A_CONFIG21 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED PIO2_ALTFOP1_MUX_SEL_BUS SystemConfigBaseAddress + 0x0154 RW 0x00000000 on: PIO2_alternate function output configuration [31:16] RESERVED [15:8] PIO2_ALTFOP1_MUX_SEL_BUS [7:0] PIO2_ALTFOP0_MUX_SEL_BUS
31 30 29 Address: Type: Reset: Descriptio	Alternate 4: PIO1_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0, 1); (n = 0)] A_CONFIG21 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED PIO2_ALTFOP1_MUX_SEL_BUS SystemConfigBaseAddress + 0x0154 RW 0x00000000 On: PIO2_alternate function output configuration [31:16] RESERVED [15:8] PIO2_ALTFOP1_MUX_SEL_BUS [7:0] PIO2_ALTFOP0_MUX_SEL_BUS Alternate 1: PIO2_ALTFOP1_MUX_SEL_BUS Alternate 1: PIO2_ALTFOP1_MUX_SEL_BUS

304/410



Compensation configuration

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RESERVED	i i				CONF_3V3COMP2_RASRC				CONF_3V3COMP2_FREEZE	CONF_3V3COMP2_COMPTQ	CONF_3V3COMP2_COMPEN				CONF_3V3COMP1_RASRC				CONF_3V3COMP1_FREEZE	CONF_3V3COMP1_COMPTQ	CONF_3V3COMP1_COMPEN				CONF_3V3COMP0_RASRC				CONF_3V3COMP0_FREEZE	CONF_3V3COMP0_COMPTQ	CONF_3V3COMP0_COMPEN

Address:	SystemConfigBaseAddress + 0x0158
Туре:	RW
Reset:	0x0000000
Description:	Compensation configuration
[31:30]	RESERVED
[29:23]	CONF_3V3COMP2_RASRC: 3V3 COMPENSATION 2: Input code
[22]	CONF_3V3COMP2_FREEZE: 3V3 COMPENSATION 2: Freezes ASRC code to its last value
[21]	CONF_3V3COMP2_COMPTQ:
[20]	CONF_3V3COMP2_COMPEN: 3V3 COMPENSATION 2: Operating mode (comptq/compen)
	00: Normal mode 01: HZ mode
[19:13]	CONF_3V3COMP1_RASRC: 3V3 COMPENSATION 1: Input code
[12]	CONF_3V3COMP1_FREEZE: 3V3 COMPENSATION 1: Freezes ASRC code to its last value
[11]	CONF_3V3COMP1_COMPTQ:
[10]	CONF_3V3COMP1_COMPEN: 3V3 COMPENSATION 1: Operating mode (comptq/compen)
	00: Normal mode 01: HZ mode 11: Read mode
[9:3]	CONF_3V3COMP0_RASRC: 3V3 COMPENSATION 0: Input code

- [2] CONF_3V3COMP0_FREEZE: 3V3 COMPENSATION 0: Freezes ASRC code to its last value
- [1] CONF_3V3COMP0_COMPTQ:
- [0] CONF_3V3COMP0_COMPEN: 3V3 COMPENSATION 0: Operating mode (comptq/compen)
 00: Normal mode
 01: HZ mode
 11: Read mode



Compensation configuration

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RESERVED				CONF4_3V3COMP_TQ	CONF_3V3COMP4_FREEZE	CONF_3V3COMP4_COMPTQ							CONF_3V3COMP4_RASRC					CONF3_3V3COMP_TQ				CONF_3V3COMP3_RASRC				CONF_3V3COMP3_FREEZE	CONF_3V3COMP3_COMPTQ	CONF_3V3COMP3_COMPEN

Address:	SystemConfigBaseAddress + 0x015C
Туре:	RW
Reset:	0x0000000
Description:	Compensation configuration
[31:25]	RESERVED
	CONF4_3V3COMP_TQ : Drives the 4 compensations TQ pin 1 to put the cells in IDDQ mode
[23]	CONF_3V3COMP4_FREEZE: 3V3 COMPENSATION 4: Freezes ASRC code to its last value
[22]	CONF_3V3COMP4_COMPTQ:
[21:20]	CONF_3V3COMP4_COMPEN: 3V3 COMPENSATION 4: Operating mode (comptq/compen)
	00: Normal mode 01: HZ mode 01: HZ mode
[19:11]	CONF_3V3COMP4_RASRC: 3V3 COMPENSATION 4: Input code
[10]	CONF3_3V3COMP_TQ: Drives the 4 compensations TQ pin
	1: Puts the cells in IDDQ mode
[9:3]	CONF_3V3COMP3_RASRC: 3V3 COMPENSATION 3: Input code
[2]	CONF_3V3COMP3_FREEZE: 3V3 COMPENSATION 3: Freeze ASRC code to its last value
[1]	CONE 3V3COMP3 COMPTO

- [1] CONF_3V3COMP3_COMPTQ:
- [0] CONF_3V3COMP3_COMPEN: 3V3 COMPENSATION 3: Operating mode (comptq/compen)
 00: Normal mode
 01: HZ mode
 11: Read mode



OSC configuration

31 30 29	28	27	26	25	24	23	22	21	20	19 18	17	16	6 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (0
										RESERVED													CLKGENA_OBSCLK_ENABLE	SYSCLKOUT_ENABLE	RESERVED	OSCI_BYPASS	RESERVED	
Address:				Sys	sten	nCc	onfi	gBa	ise/	Addre	ss +	0>	x016	0														
Туре:			I	RW	1																							
Reset:			(0x0	000	000	0C									2												
Descriptio	on:		(Oso	cilla	tor	cor	nfig	urat	ion				-		U												
	[3	31:([-			VEI E NA		BSC	LK	_ENA	BLE																	
			(): D	isat	bled								1		1: C	loc	kGe	nA	clk	outp	out i	s er	nabl	ed			

- [4] SYSCLKOUT_ENABLE: 0: Disabled
- [3] RESERVED
- [2] OSCI_BYPASS: 0: OSC is bypassed
- [1:0] RESERVED

- 1: ClockGenB clk output is enabled
- 1: OSC is not bypassed



SYSTEM	_CONFIG25	Alternate function output control for PIO 3
31 30 29 28	8 27 26 25 24 23 22 21 20 19 18 1	7 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED	PIO3_ALTFOP1_MUX_SEL_BUS PIO3_ALTFOP0_MUX_SEL_BUS
Address:	SystemConfigBaseAddress	+ 0x0164
Туре:	RW	
Reset:	0x0000	
Description	n: PIO3 alternate function outp	put
	[31:16] RESERVED	
	[15:8] PIO3_ALTFOP1_MUX_SEL_B	us
	[7:0] PIO3_ALTFOP0_MUX_SEL_B	BUS
Note:		_SEL_BUS(n) = 00 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)] _SEL_BUS(n) = 01 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
	•	$[SEL_BUS(n) = 10 [(j = 0, 1); (n = 0, 1, 2, 3, 4, 5, 6, 7)]$
		$SEL_BUS(n) = 11 [(j = 0, 1); (n = 0, 1, 2, 3, 4, 5, 6, 7)]$



LX audio configuration

3	1 (30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																											DECEDVED	ИЕЗЕНУЕЛ			LX_AUD_GNT_FILTER_DISABLE	LX_AUD_ALLOW_BOOT

SystemConfigBaseAddress + 0x0168

Type: RW

Reset: 0xXXXX^(f)

Description: LX Audio configuration

- [31:8] LX_AUD_BOOT_ADDR[29:6]: ST230 AUDIO boot address.
- [7:2] RESERVED
 - [1] LX_AUD_GNT_FILTER_DISABLE
 - 1: Filter is disabled
 - [0] LX_AUD_ALLOW_BOOT: ST230 AUDIO request filter. 0: Request bypassed 1: Request enabled

f. Depends on mode pins; reset value is: 0 for other values of MODE[9:8] and LX_AUDIO_BOOT_ENABLE 1 when MODE[9:8]=10 AND LX_AUDIO_BOOT_ENABLE=1



Doc ID 8265038 Rev 2

Information classified Confidential - Do not copy (See last page for obligations)

LX audio configuration

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									RESERVED															מממע וומומדם מווע אי	רא_אטט_רבאורח_אטטא						LX_AUD_RST_N_CTRL

Address:	SystemConfigBaseAddress +	0x016C
Addi COO.	CysternooningDuser taaress r	0.0100

Type: RW

Reset: 0x1FD0

- **Description:** LX Audio configuration
 - [31:13] RESERVED
 - [12:1] LX_AUD_PERIPH_ADDR: ST230 AUDIO peripheral address.

م م

- [0] LX_AUD_RST_N_CTRL: ST230 AUDIO reset active low control bit.
- 0: Reset of ST230 driven by hardware reset 1: Reset of ST230 fixed to active state



Address:

Confidential

SYSTEM_CONFIG28

LX Delta Rasta configuration

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LX_DH_BOOT_ADDR[29:6] LX_DH_ALLOW_BOOT RESERVED

SystemConfigBaseAddress + 0x0170

Туре:	RW
Reset:	0xXXXX ^(g)
Description:	LX Delta Rasta configuration
[31:8] LX_DH_BOOT_ADDR[29:6]: ST230 DELPHI boot address.
[7:1] RESERVED
[0] LX_DH_ALLOW_BOOT:
	ST230 DELPHI request filter: 0: Request bypassed 1: Request enabled
	0. Request bypassed
SYSTEM_CO	NFIG29 LX Delta Rasta configuration
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	LX_DH_PERIPH_ADDR
Address:	SystemConfigBaseAddress + 0x0174
Туре:	RW
Reset:	0x1FCC
Description:	LX Delta Rasta configuration

g. Depends on mode pins; reset value is:0: For other values of MODE[9:8] and LX_DELTA_BOOT_ENABLE 1: When MODE[9:8]=01 AND LX_DELTA_BOOT_ENABLE=1



311/410


[31:13] RESERVED

- [12:1] LX_DH_PERIPH_ADDR: ST230 DELPHI peripheral address.
 - [0] LX_DH_RST_N_CTRL: ST230 DELPHI reset active low control bit.
 - 0: Reset of ST230 driven by hardware reset 1: Reset of ST230 fixed to active state

SYSTEM_CONFIG30

Reserved

Information classified Confidential - Do not copy (See last page for obligations)



312/410



Power down configuration

31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED SATA_HC_POWER_DOWN_REQ SATA_HC_POWER_DOWN_REQ SATA_PHY_POWER_DOWN_REQ SATA_PHY_POWER_DOWN_REQ SATA_PHY_POWER_DOWN_REQ USB1_PHY_POWER_DOWN_REQ USB1_PHY_POWER_DOWN_REQ USB1_PHY_POWER_DOWN_REQ USB1_HC_POWER_DOWN_REQ USB2_HC_POWER_DOWN_REQ USB1_HC_POWER_DOWN_REQ
Address:	SystemConfigBaseAddress + 0x0180
Туре:	RW
Reset:	0x0B35
Description:	Power down configuration
[11] [10] [9] [8]	RESERVED SATA_HC_POWER_DOWN_REQ: 0: SATA host power up 1: SATA host power down RESERVED SATA_PHY_POWER_DOWN_REQ: 1: Power down request for SATA PHY module RESERVED USB2_PHY_POWER_DOWN_REQ:
[6]	0: USB2 phy is power up 1: USB2 phy is in power down
[0]	USB1_PHY_POWER_DOWN_REQ: 0: USB1 phy is power up 1: USB1 phy is in power down
[4] [3] [2] [1]	USB2_HC_POWER_DOWN_REQ: 1: Power down request for USB2 HC module USB1_HC_POWER_DOWN_REQ: 1: Power down request for USB1 HC module KEY_SCAN_POWER_DOWN_REQ: 1: Power down request for Key scanner module PCI_POWER_DOWN_REQ: 1: Power down request for PCI module is active EMI_POWER_DOWN_REQ: 1: Power down request for EMI module is active RESERVED
	to the reset value of bit 0, 2 ,4,5,9, and 11 the PCI and USB PHY's and SATA HC+PHY

- are switched off by default.
 - 2 USB PHY's power down are active low.



SOFT_JTAG register (USB) configuration

31	30	29	28	27	26	25	24	23	22	21	20	19 1	8	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EXTERNAL_DAA_SEL												RESERVED													SOFT_JTAG_EN	TMS_SATA	TRSTN_SATA	TMS_USB	TRSTN_USB	TDI	тск

Address: SystemConfigBaseAddress + 0x0184

Type: RW

Reset: 0x0000000

Description: SOFT_JTAG register (USB) configuration

- [31] EXTERNAL_DAA_SEL
- [30:7] RESERVED
 - [6] **SOFT_JTAG_EN**: High level means that USB2.0 or SATA TAP is managed by SOFT_JTAG register; Low level means JTAG is through PAD.
 - [5] TMS_SATA: TEST mode select for SATA TAP only
 - [4] TRSTN_SATA: Asynchronous reset for SATA TAP only.
 - [3] TMS_USB: Test mode select USB2.0 TAP only.
 - [2] **TRSTN_USB**: Asynchronous reset USB2.0 TAP only.
 - [1] **TDI**: Test data input for the USB2.0 TAP or SATA TAP.
 - [0] TCK: Test clock for the USB2.0 TAP or SATA TAP.



SYSTEM_	_CONFIG34 Alternate function PIO output control for PIO 4
31 30 29 28	8 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED PIO4_ALTFOP1_MUX_SEL_BUS PIO4_ALTFOP0_MUX_SEL_BUS
Address:	SystemConfigBaseAddress + 0x0188
Туре:	RW
Reset:	0x0000000
Descriptior	n: PIO4 alternate function output configuration
	[31:16] RESERVED
	[15:8] PIO4_ALTFOP1_MUX_SEL_BUS
	[7:0] PIO4_ALTFOP0_MUX_SEL_BUS
Note:	Alternate 1 : PIO4_ALTFOPj_MUX_SEL_BUS(n) = 00 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
	Alternate 2 : PIO4_ALTFOPj_MUX_SEL_BUS(n) = 01 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
	Alternate 3 : PIO4_ALTFOPj_MUX_SEL_BUS(n) = 10 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
	Alternate 4 : PIO4_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
SYSTEM_	_CONFIG35 Alternate function PIO output control for PIO 5
31 30 29 28	8 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED PIO5_ALTFOP1_MUX_SEL_BUS PIO5_ALTFOP0_MUX_SEL_BUS
Address:	SystemConfigBaseAddress + 0x018C
Туре:	RW
Reset:	0x0000
Descriptior	n: PIO5 alternate function output configuration
	[31:16] RESERVED
	[15:8] PIO5_ALTFOP1_MUX_SEL_BUS
	[7:0] PIO5_ALTFOP0_MUX_SEL_BUS
Note:	Alternate 1 : PIO5_ALTFOPj_MUX_SEL_BUS(n) = 00 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
	Alternate 2 : PIO5_ALTFOPj_MUX_SEL_BUS(n) = 01 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
	Alternate 3 : PIO5_ALTFOPj_MUX_SEL_BUS(n) = 10 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
	Alternate 4 : PIO5_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]




	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED PIO6_ALTFOP1_MUX_SEL_BUS PIO6_ALTFOP0_MUX_SEL_BUS
Address:	SystemConfigBaseAddress + 0x0190
Туре:	RW
Reset:	0x0000
Description:	PIO6 alternate function output configuration
[31	:16] RESERVED
[1	5:8] PIO6_ALTFOP1_MUX_SEL_BUS
[[7:0] PIO6_ALTFOP0_MUX_SEL_BUS
	α
	Iternate 1 : PIO6_ALTFOPj_MUX_SEL_BUS(n) = 00 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
	Iternate 2 : PIO6_ALTFOPj_MUX_SEL_BUS(n) = 01 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
	Iternate 3 : $PIO6_ALTFOPj_MUX_SEL_BUS(n) = 10 [(j = 0, 1); (n = 0, 1, 2, 3, 4, 5, 6, 7)]$
A	lternate 4 : PIO6_ALTFOPj_MUX_SEL_BUS(n) = 11 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
SYSTEM_C	CONFIG37 Alternate function PIO output control for PIO
	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
31 30 29 28 2	
31 30 29 28 2	
Address:	RESERVED PIO7_ALTFOP1_MUX_SEL_BUS PIO7_ALTFOP0_MUX_SEL_BUS
Address: Type:	RESERVED PIO7_ALTFOP1_MUX_SEL_BUS PIO7_ALTFOP0_MUX_SEL_BUS SystemConfigBaseAddress + 0x0194
Address: Type: Reset:	RESERVED PIO7_ALTFOP1_MUX_SEL_BUS PIO7_ALTFOP0_MUX_SEL_BUS SystemConfigBaseAddress + 0x0194 RW
Address: Type: Reset: Description:	RESERVED PI07_ALTFOP1_MUX_SEL_BUS PI07_ALTFOP0_MUX_SEL_BUS SystemConfigBaseAddress + 0x0194 RW 0x00000000 PIO7_00000000 PIO7_0100000000 PIO7_0100000000000000000000000000000000000
Address: Type: Reset: Description: [31	RESERVED PI07_ALTFOP1_MUX_SEL_BUS PI07_ALTFOP0_MUX_SEL_BUS SystemConfigBaseAddress + 0x0194 RW 0x00000000 PI07 alternate function output configuration :16] RESERVED
Address: Type: Reset: Description: [31	RESERVED PI07_ALTFOP1_MUX_SEL_BUS PI07_ALTFOP0_MUX_SEL_BUS SystemConfigBaseAddress + 0x0194 RW RW 0x00000000 PI07 alternate function output configuration :16] RESERVED 5:8] PI07_ALTFOP1_MUX_SEL_BUS
Address: Type: Reset: Description: [31	RESERVED PI07_ALTFOP1_MUX_SEL_BUS PI07_ALTFOP0_MUX_SEL_BUS SystemConfigBaseAddress + 0x0194 RW 0x00000000 PI07 alternate function output configuration :16] RESERVED PI07_ALTFOP1_MUX_SEL_BUS PI07_ALTFOP0_MUX_SEL_BUS
Address: Type: Reset: Description: [31 [1	RESERVED PI07_ALTFOP1_MUX_SEL_BUS PI07_ALTFOP0_MUX_SEL_BUS SystemConfigBaseAddress + 0x0194 RW RW 0x00000000 PI07 alternate function output configuration :16] RESERVED 5:8] PI07_ALTFOP1_MUX_SEL_BUS
Address: Type: Reset: Description: [31 [1 [1 [2] [3]	RESERVED PI07_ALTFOP1_MUX_SEL_BUS PI07_ALTFOP0_MUX_SEL_BUS SystemConfigBaseAddress + 0x0194 RW RW 0x00000000 PI07 alternate function output configuration :16] RESERVED 5:8] PI07_ALTFOP1_MUX_SEL_BUS [7:0] PI07_ALTFOP0_MUX_SEL_BUS
Address: Type: Reset: Description: [31 [1 [1 [1 [1 [1 [2] [2] [2] [2] [2] [2] [2] [2] [2] [2]	RESERVED PIO7_ALTFOP1_MUX_SEL_BUS PIO7_ALTFOP0_MUX_SEL_BUS SystemConfigBaseAddress + 0x0194 RW 0x00000000 PIO7 alternate function output configuration :16] RESERVED 5:8] PIO7_ALTFOP1_MUX_SEL_BUS [7:0] PIO7_ALTFOP1_MUX_SEL_BUS Iternate 1 : PIO7_ALTFOPj_MUX_SEL_BUS



LMI / LMI padlogic configuration

31 30 29 28 27	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0										
RESERVED	CONF_LMI_SEL_SYNC_FLOP_NB[1:0] CONF_LMI_SEL_SYNC_FLOP_HALF CONF_LMI_SEL_SYNC_FLOP_HALF CONF_LMI_PWRD_REQ CONF_LMI_PWRD_REQ CONF_LMI_LP_EN_AP[1:0] RESERVED RESERVED	CONF_LMI_MEM_BASE_ADDH[7:0]										
Address:	SystemConfigBaseAddress + 0x0198											
Type: RW												
Reset:	0x000000C											
Description:	LMI / LMI padlogic configuration											
[24:2	 [31:25] RESERVED [24:23] CONF_LMI_SEL_SYNC_FLOP_NB[1:0]: Selection of the number of flops used in the synchronizer to prevent metastability. 00: Two flops are used 01: Three flops are used 10: Four flops are used 11: One flop is used; For test/characterization only 											
 [22] CONF_LMI_SEL_SYNC_FLOP_HALF: Selection of the CLK_M clock or CLK_I the first resync. flop used to prevent metastability: 0: Both rising and falling edges of CLK_M are used 1: Only rising edge of CLK_M is used 												
 [21] CONF_LMI_SEL_CLK_PHASE: Selection of the clock edges used in FIFO control: 0: Both rising and falling edges of CLK_M are used 1: Only rising edges of CLK_M is used 												
-	CONF_LMI_PWRD_REQ: LMI power down request.											
	CONF_LMI_HP_EN_AP[1:0]: Enables read with autoprecharge on Imi0 high price											
-	CONF_LMI_LP_EN_AP[1:0]: Enables read with autoprecharge on Imi0 low prio	rity port.										
-	RESERVED CONF_LMI_MEM_BASE_ADDR[7:0]: LMI memory base address.											
[/.	29-bit LMI base address: 0x0C											





SYSTEM_CONFIG39 Reserved 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED Address: SystemConfigBaseAddress + 0x019C Type: RW **Reset:** 0x0000 **Description:** Reserved [31:0] RESERVED **Clock select configuration** SYSTEM_CONFIG40 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 6 5 4 3 8 7 2 1 0 JSB_PHY_CLOCK_SELECT PLL_CLOCK_SELECT RESERVED RESERVED Ξ SystemConfigBaseAddress + 0x01A0 Address: RW Type: 0x0000004 **Reset: Description:** Clock select configuration [31:3] RESERVED [2] USB_PHY_CLOCK_SELECT: Select clock for USB PHY. 0: Clock from SATA OSC 1: Clock from alternate pad [1] RESERVED [0] LMI_PLL_CLOCK_SELECT: Select clock for LMI PII input. 0: Clock from alternate pad 1: Clock from SATA OSC

318/410



Thermal sensor configuration

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 DCORRECT RESERVED CMDTCO OBS PDN Address: SystemConfigBaseAddress + 0x01A4 Type: RW **Reset:** 0x0000008 **Description:** Thermal sensor configuration [31:10] RESERVED [9:5] DCORRECT: Digital code to correct systematic offset by addition to the digital output. [4] PDN: Power Down 0: Power down mode 1: Normal mode; asynchronous [3:2] CMDTCO: Reserved to debug. To be fixed to 10 in application. [1:0] OBS: Reserved to debug. To be fixed to 00 in application. SYSTEM CONFIG42 LMI / LMI padlogic configuration 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 DQS_VALID_DEL[3:0] DSQ2_OFFSET[8:0] LMIPL_DSQ1_OFFSET[8:0] LMIPL_DSQ0_OFFSET[8:0] RESERVED SEL LMIPL MIPL Address: SystemConfigBaseAddress + 0x01A8 RW Type: **Reset:** 0x0000 **Description:** LMI padlogic configuration

- [31] RESERVED
- [30:27] LMIPL_SEL_DQS_VALID_DEL[3:0]: 'dqs_valid' timing options (T/4 resolution).
- [26:18] LMIPL_DSQ2_OFFSET[8:0]: Offset command for DQS[2] PDL.
- [17:9] LMIPL_DSQ1_OFFSET[8:0]: Offset command for DQS[1] PDL.
- [8:0] LMIPL_DSQ0_OFFSET[8:0]: Offset command for DQS[0] PDL.



LMI / LMI Padlogic configuration

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

LMIPL_DISABLE_OUTINT MIPL_DQS_VALID_OFFSET[8:0]	RESERVED	LMIPL_DSQ3_OFFSET[8:0]
--	----------	------------------------

Address:	Sv

SystemConfigBaseAddress + 0x01AC

Type: R\	Ν
----------	---

Reset: 0x0000

Description: LMI / LMI Padlogic configuration

- [31] LMIPL_DISABLE_ODTINT: Disables Internal ODT function (as in DDR1 mode).
- [30:27] LMIPL_SEL_ODT_INT_DEL[3:0]: Internal ODT timing options (T/4 resolution).
- [26:18] LMIPL_DQS_VALID_OFFSET[8:0]: Offset command for 'dqs_en_del' PDL.
- [17:9] RESERVED
- [8:0] LMIPL_DSQ3_OFFSET[8:0]: Offset command for DQS[3] PDL.

SYSTEM_CONFIG44

ClockgenD Jitter estimator

Information classified Confidential - Do not copy (See last page for obligations)

31 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RESERVED				TST_PLL	TST_PLL_BIST_RUN			0									TST SEI IITTER DATTERN												

Address:

SystemConfigBaseAddress + 0x01B0

RW Type:

Reset: 0x0000000

Description: ClockGen D Jitter estimator configuration

- [31:26] RESERVED
 - [25] TST_PLL
 - [24] TST_PLL_BIST_RUN
 - [23:0] TST_SEL_JITTER_PATTERN

SYSTEM_C	ONFIG45 Reserved
31 30 29 28 2	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED
Address:	SystemConfigBaseAddress + 0x01B4
Туре:	RW
Reset:	0x0000000
Description:	Reserved
[3	1:0] RESERVED
SYSTEM_C	ONFIG46 Alternate function PIO output control for PIO 8
31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED PIO8_ALTFOP1_MUX_SEL_BUS PIO8_ALTFOP0_MUX_SEL_BUS
Address:	SystemConfigBaseAddress + 0x01B8
Туре:	RW
Reset:	0x0000
Description:	PIO8 alternate function output configuration
[01	
-	:16] RESERVED 5:8] PIO8_ALTFOP1_MUX_SEL_BUS
-	7:0] PIO8_ALTFOP0_MUX_SEL_BUS
Note: A	lternate 1 : PIO8_ALTFOPj_MUX_SEL_BUS(n) = 00 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
A	Iternate 2 : PIO8_ALTFOPj_MUX_SEL_BUS(n) = 01 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
A	Iternate 3 : PIO8_ALTFOPj_MUX_SEL_BUS(n) = 1x [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]



SYSTE	EM_CONFIG47 Alternate function PIO output control	
31 30 29	9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 RESERVED PIO9_ALTFOP1_MUX_SEL_BUS PIO9_ALTFOP0	3 2 1 0
Address:		
Туре:	RW	
Reset:	0x0000	
Descripti	tion: PIO9 alternate function output configuration	
	[31:16] RESERVED	
	[15:8] PIO9_ALTFOP1_MUX_SEL_BUS	
	[7:0] PIO9_ALTFOP0_MUX_SEL_BUS	
Note:	Alternate 1 : PIO9_ALTFOPj_MUX_SEL_BUS(n) = 00 [(j = 0,1); (n = 0,1,2,3,4	
	Alternate 2 : PIO9_ALTFOPj_MUX_SEL_BUS(n) = 01 [(j = 0,1); (n = 0,1,2,3,4	4,5,6,7)]
		1 5 6 7)]
	Alternate 3 : PIO9_ALTFOPj_MUX_SEL_BUS(n) = 1x [(j = 0,1); (n = 0,1,2,3,4	+,5,0,7)]
SVSTEI		/-
	EM_CONFIG48 Alternate function PIO output control	for PIO 12
31 30 29	EM_CONFIG48 Alternate function PIO output control 9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	I for PIO 1 2
31 30 29 F	EM_CONFIG48 Alternate function PIO output control 9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 RESERVED PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP1_MUX_SEL_BUS PIO12_ALTFOP1 PIO12_ALTFOP1 PIO12_ALTFOP1	I for PIO 1 2
31 30 29 F Address:	EM_CONFIG48 Alternate function PIO output control 9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 RESERVED PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP1_MUX_SEL_BUS S: SystemConfigBaseAddress + 0x01C0	I for PIO 12 3 2 1 0
31 30 29 F Address:	EM_CONFIG48 Alternate function PIO output control 9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 RESERVED PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP1_MUX_SEL_BUS PIO12_ALTFOP1 PIO12_ALTFOP1 PIO12_ALTFOP1	I for PIO 12 3 2 1 0
31 30 29 F Address: Type:	EM_CONFIG48 Alternate function PIO output control 9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 RESERVED PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP1_MUX_SEL_BUS S: SystemConfigBaseAddress + 0x01C0	I for PIO 12 3 2 1 0
31 30 29 F Address: Type: Reset:	EM_CONFIG48 Alternate function PIO output control 9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 RESERVED PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP1_MUX_SEL_BUS S: SystemConfigBaseAddress + 0x01C0 RW 0x0000	I for PIO 12 3 2 1 0
31 30 29 F Address: Type: Reset:	EM_CONFIG48 Alternate function PIO output control 9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 RESERVED PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP1_MUX_SEL_BUS S: SystemConfigBaseAddress + 0x01C0 RW 0x0000	I for PIO 12 3 2 1 0
31 30 29 F Address: Type: Reset:	EM_CONFIG48 Alternate function PIO output control 9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 RESERVED PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP1_MUX_SEL_BUS PIO12_ALTFOP s: SystemConfigBaseAddress + 0x01C0 RW 0x0000 PIO12_alternate function output configuration	I for PIO 12 3 2 1 0
31 30 29 F Address: Type: Reset:	EM_CONFIG48 Alternate function PIO output control 9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 RESERVED PI012_ALTFOP2_MUX_SEL_BUS PI012_ALTFOP2_MUX_SEL_BUS PI012_ALTFOP1_MUX_SEL_BUS s: SystemConfigBaseAddress + 0x01C0 RW 0x0000 tion: PIO12 alternate function output configuration [31:24] RESERVED	I for PIO 1 2
31 30 29	EM_CONFIG48 Alternate function PIO output control 9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 RESERVED PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP1_MUX_SEL_BUS s: SystemConfigBaseAddress + 0x01C0 RW 0x0000 tion: PIO12 alternate function output configuration [31:24] RESERVED [31:24] RESERVED [23:16] PIO12_ALTFOP2_MUX_SEL_BUS	I for PIO 1 2
31 30 29 F Address: Type: Reset: Descripti	EM_CONFIG48 Alternate function PIO output control 9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 RESERVED PI012_ALTFOP2_MUX_SEL_BUS PI012_ALTFOP2_MUX_SEL_BUS PI012_ALTFOP1_MUX_SEL_BUS s: SystemConfigBaseAddress + 0x01C0 RW 0x0000 tion: PI012 alternate function output configuration [31:24] RESERVED [23:16] PI012_ALTFOP2_MUX_SEL_BUS [15:8] PI012_ALTFOP1_MUX_SEL_BUS	I for PIO 12 3 2 1 0 0_MUX_SEL_BUS
31 30 29 F Address: Type: Reset: Descripti	EM_CONFIG48 Alternate function PIO output control 9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 RESERVED PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP1_MUX_SEL_BUS s: SystemConfigBaseAddress + 0x01C0 RW 0x0000 tion: PIO12 alternate function output configuration [31:24] RESERVED [23:16] PIO12_ALTFOP1_MUX_SEL_BUS [15:8] PIO12_ALTFOP1_MUX_SEL_BUS [15:8] PIO12_ALTFOP1_MUX_SEL_BUS [7:0] PIO12_ALTFOP0_MUX_SEL_BUS	I for PIO 12 <u>3 2 1 0</u> 0_MUX_SEL_BUS 2,3,4,5,6,7)]
31 30 29 F Address: Type: Reset: Descripti	EM_CONFIG48 Alternate function PIO output control 9 28 27 26 25 24 23 22 21 20 19 16 17 16 15 14 13 12 11 10 9 8 7 6 5 4 RESERVED PI012_ALTFOP2_MUX_SEL_BUS PI012_ALTFOP2_MUX_SEL_BUS PI012_ALTFOP1_MUX_SEL_BUS S: SystemConfigBaseAddress + 0x01C0 RW 0x0000 tion: PIO12_alternate function output configuration [31:24] RESERVED [23:16] PI012_ALTFOP2_MUX_SEL_BUS [15:8] PI012_ALTFOP1_MUX_SEL_BUS [7:0] PI012_ALTFOP0_MUX_SEL_BUS [7:0] PI012_ALTFOP0_MUX_SEL_BUS [7:0] PI012_ALTFOP0_MUX_SEL_BUS [7:0] PI012_ALTFOP0_MUX_SEL_BUS [7:0] PI012_ALTFOP0_MUX_SEL_BUS	1 for PIO 12 <u>3</u> 2 1 0 0_MUX_SEL_BUS 2,3,4,5,6,7)] 2,3,4,5,6,7)]
31 30 29 F Address: Type: Reset:	EM_CONFIG48 Alternate function PIO output control 9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 RESERVED PIO12_ALTFOP2_MUX_SEL_BUS PIO12_ALTFOP1_MUX_SEL_BUS PIO12_ALTFOP s: SystemConfigBaseAddress + 0x01C0 RW 0x0000 tion: PIO12 alternate function output configuration [31:24] RESERVED [23:16] PIO12_ALTFOP1_MUX_SEL_BUS [15:8] PIO12_ALTFOP1_MUX_SEL_BUS [15:8] PIO12_ALTFOP1_MUX_SEL_BUS [7:0] PIO12_ALTFOP0_MUX_SEL_BUS [7:0] PIO12_ALTFOP0_MUX_SEL_BUS [7:0] PIO12_ALTFOP1_MUX_SEL_BUS Alternate 1 : PIO12_ALTFOP1_MUX_SEL_BUS Alternate 2 : PIO12_ALTFOP1_MUX_SEL_BUS(n) = 000 [(j = 0, 1, 2); (n = 0	L for PIO 12 <u>3</u> <u>2</u> <u>1</u> <u>0</u> <u>0_MUX_SEL_BUS</u> <u>0_MUX_SEL_BUS</u> <u>2,3,4,5,6,7)]</u> <u>2,3,4,5,6,7)]</u> <u>2,3,4,5,6,7)]</u>



SYSTEM_CONFIG49 Alternate function PIO output control for PIO 13

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED PIO13_ALTFOP2_MUX_SEL_BUS PIO13_ALTFOP1_MUX_SEL_BUS PIO13_ALTFOP0_MUX_SEL_BUS

Address:	SystemConfigBaseAddress + 0x01C4
----------	----------------------------------

RW Type:

Reset: 0x0000

Description: PIO13 alternate function output configuration

- [31:24] RESERVED
- [23:16] PIO13_ALTFOP2_MUX_SEL_BUS
- [15:8] PIO13_ALTFOP1_MUX_SEL_BUS
- [7:0] PIO13_ALTFOP0_MUX_SEL_BUS



Alternate 1 : PIO13_ALTFOPj_MUX_SEL_BUS(n) = 000 [(j = 0,1,2); (n = 0,1,2,3,4,5,6,7)] Note: Alternate 2 : PIO13_ALTFOPj_MUX_SEL_BUS(n) = 001 [(j = 0,1,2); (n = 0,1,2,3,4,5,6,7)] Alternate 3 : PIO13_ALTFOPj_MUX_SEL_BUS(n) = 010 [(j = 0,1,2); (n = 0,1,2,3,4,5,6,7)] Alternate 4 : PIO13_ALTFOPj_MUX_SEL_BUS(n) = 011 [(j = 0,1,2); (n = 0,1,2,3,4,5,6,7)] Alternate 5 : PIO13_ALTFOPj_MUX_SEL_BUS(n) = 1xx [(j = 0,1,2); (n = 0,1,2,3,4,5,6,7)]

Alternate function PIO output control for PIO 15

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12 11	10	9	8	7	6	5	4	3	2	1	0
								ИЕОЕНИЕО											PIO15_ALTFOP1_MUX_SEL_BUS											

Address:	SystemConfigBaseAddress + 0x01C8
Туре:	RW
Reset:	0x0000400
Description:	PIO15 alternate function output configuration
[31:16]	RESERVED
[15:8]	PIO15_ALTFOP1_MUX_SEL_BUS
[7:0]	PIO15_ALTFOP0_MUX_SEL_BUS
Alter	nate 1 : PIO15_ALTFOPj_MUX_SEL_BUS(n) = 00 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)] nate 2 : PIO15_ALTFOPj_MUX_SEL_BUS(n) = 01 [(j = 0,1); (n = 0,1,2,3,4,5,6,7)] nate 3 : PIO15_ALTFOPj_MUX_SEL_BUS(n) = 1x [(j = 0,1); (n = 0,1,2,3,4,5,6,7)]
	10, PIO11 and PIO14 do not require any alternate function output muxing as they are cated.



SYSTEM_CONFIG51

LMI / LMI Padlogic configuration

RESERVED F_MIPL0_DQS270_DEL1_OFFSET[8:0] RESERVED
L L CONF

Address:

SystemConfigBaseAddress + 0x01CC

Туре:	RW

Reset: 0x0000

Description: LMI / LMI Padlogic configuration

[31:25] RESERVED

[24:16] LCONF_MIPL0_DQS270_DEL1_OFFSET[8:0]: Offset command for 'dqs270_del1' PDL.

- [15:9] RESERVED
- [8:0] LCONF_MIPL0_DQS270_DEL0_OFFSET[8:0]: Offset command for 'dqs270_del0' PDL.

SYSTEM_CONFIG52

LMI / LMI Padlogic configuration

SYSTEM_CONFIG52 LIMI / LIMI Padlogic configuration					
31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
	SET				
Ð					
RESERVED	JQS270_DE				
RES	DOS DOS				
	LCONF_MIPL0_DQ\$270_DEL3_OFFSET[8:0] RESERVED				
Address:	SystemConfigBaseAddress + 0x01D0				
Туре:	RW				
Reset:	0x0000				
Description:	LMI / LMI Padlogic configuration				
[21.05]					
	LCONF_MIPL0_DQS270_DEL3_OFFSET[8:0]: Offset command for 'dqs270_del1' PDL.				
	RESERVED				
	LCONF_MIPL0_DQ\$270_DEL2_OFFSET[8:0]: Offset command for 'dqs270_del0' PDL.				
SYSTEM_COM	NFIG53 Reserved				
31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
	RESERVED				
Address:	SystemConfigBaseAddress + 0x01D4				
Туре:	RW				
Reset:	0x0000000				
Description	Reserved				

Description: Reserved

[31:0] RESERVED



SYS	TEI	М_	COI	NFIG54											Re	eser	ve
31 30) 29	28	27	6 25 24 23 22 21	20 19 18		1 13	12 11	10	9	87	6	5	4	3	2	1 (
						RESERVED											
Addro	ess:			SystemConfigBa	seAddres	<i>s +</i> 0x01D8											
Type:				RW													
Rese	t:			0x0000000													
Desc	ripti	on	:	Reserved													
			[31:0	RESERVED													
SYS	TEI	М_	COI	NFIG55				LMI	/ LI	MI F	Padl	ogi	ic d	con	nfig	jura	tio
31 30) 29	28	27	6 25 24 23 22 21	20 19 18	17 16 15 14	13	12 11	10	9	87	6	5	4	3	2	1 (
	USERMODE_PDL_DQS_VALID	-MIPL_USERMODE_PDL_DQS270_DEL	DQS	LMIPL_USER_COMMAND_DQS_VALID		×	V	[0:	NLY		LMIPL_FILI EH_SHIFI_PAHAM[2:0]	ACE	г			LMIPL_DDR2_DIAG_CONTROL[4:0]	
0	L_DQ	DQ	PDL				LMIPL_RETIME_PLI_LMI	LMIPL_PHASE_SHIFT[1:0]	LMIPL_LOWER_16BIT_ONLY		HAH H	LMIPL_DUMMY_PCB_TRACE	LMIPL_DOUBLE_WIDTH			ONTR	
RESERVED	E_PD		LMIPL_USERMODE_	IMAN		RESERVED	ME_F	SE_ST	R_16E			Y_PC	JBLE_			о_ О	
RESE	MOD	NODE	SERM	CON		RESE	RET	PHAS	OWE		н Н	MMU	DOL			10 ⁻ 21	
	USER	ISER	٦L_U	JSER	(MIPL		IPL_L		I,	PL_D	MIPL			DDF	
			LMII	MIPL_(in				LM		LMIPL	LM				LMIPL	
Addro				 SystemConfigBa	seAddres	<i>s +</i> 0x01DC	:	l									
Type:				RW													
Rese				0x00002000													
Desc	ripti	on	:	LMI / LMI Padlog	jic configu	ration											
		Įč		RESERVED	ח וחק אר												
[29] LMIPL_USERMODE_PDL_DQS_VALID:0: T/4 DLL1 command routed to dgs_valid PDL																	
1: user_command_dqs_valid<8:0> routed to dqs_valid PDL																	
[28] LMIPL_USERMODE_PDL_DQS270_DEL:																	
0: 3T/4 (or T/2) DLL2 command routed to dqs270_del<3:0> PDLs 1: dll2_usr_cmd<8:0> routed to dqs270_del<3:0> PDLs																	
			[27	LMIPL_USERMO		-											
				0: T/4 DLL comma		-											
		10	06.10	1: dll1_usr_cmd<8 LMIPL_USER_CC		-			and	for fr	vroine	dal	<u></u>	of da		alid	
		Ľ	0.18	PDL(also diagnost		JQƏ_VALID:	User	comm	anu		noing	uel	ay (лаф	l∍_v	anu	
		[1	7:14	RESERVED													
			[13														



57

Doc ID 8265038 Rev 2

- [12:11] LMIPL_PHASE_SHIFT[1:0]: Shift padlogic clock in T/4 increments; needs clk_pll stopped when rst_n released.
 - [10] LMIPL_LOWER_16BIT_ONLY: 16/32-bit mode switch; High = 16-bit mode.
 - [9:7] LMIPL_FILTER_SHIFT_PARAM[2:0]: Programmable filter characteristic.
 - [6] LMIPL_DUMMY_PCB_TRACE: Active high to enable dummy PCB trace option.
 - [5] LMIPL_DOUBLE_WIDTH: Enable half speed LMI-PLI interface.
 - [4:0] LMIPL_DDR2_DIAG_CONTROL[4:0]: For future development. Tied off.

17.1.5 INTC2 registers description

INTC2_PRIO	RITY00 INTC2 priority 00
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED
Address:	SystemConfigBaseAddress + 0x0300
Туре:	RW
Reset:	0
Description:	INTC2 priority 00
[31: INTC2_PRIO	0] RESERVED RITY04 INTC2 priority 04
_	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED
Address:	SystemConfigBaseAddress + 0x0304
Tuno	RW
Type:	
Type: Reset:	

328/410



INTC2_PRIO	RITY08 INTC2 priority 08
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED
Address:	SystemConfigBaseAddress + 0x0308
Туре:	RW
Reset:	0
Description:	INTC2 priority 08
[31:0)] RESERVED
INTC2_REQU	IEST00 INTC2 request 00
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED
Address:	SystemConfigBaseAddress + 0x0320
Туре:	RW
Reset:	0
Description:	INTC2 request 00
[31:0	D] RESERVED
INTC2_REQU	IEST04 INTC2 request 04
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED
Address:	SystemConfigBaseAddress + 0x0324
Туре:	RW
Reset:	0
Description:	INTC2 request 04
[31.0	

[31:0] RESERVED

INTC2_REQUEST08 **INTC2 request 08** 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED Address: SystemConfigBaseAddress + 0x0328 Type: RW **Reset:** 0 **Description:** INTC2 request 08 [31:0] RESERVED INTC2_MASK00 INTC2 mask 00 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED Address: SystemConfigBaseAddress + 0x0340 RW Type: **Reset:** 0 **Description:** INTC2 mask 00 [31:0] RESERVED **INTC2 MASK04** INTC2 mask 04 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED Address: SystemConfigBaseAddress + 0x0344 Type: RW **Reset:** 0 **Description:** INTC2 mask 04

[31:0] RESERVED

330/410



NTC2_MASK	08 INTC2 mask 08
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED
Address:	SystemConfigBaseAddress + 0x0348
Туре:	RW
Reset:	0
Description:	INTC2 mask 08
[31:0	0] RESERVED
INTC2_MASH	C_CLEAR00 INTC2 mask clear 00
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED
Address:	SystemConfigBaseAddress + 0x0360
Туре:	RW
Reset:	0
Description:	INTC2 mask clear 00
[31:0	D] RESERVED
INTC2_MASH	CLEAR04 INTC2 mask clear 04
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	RESERVED
Address:	SystemConfigBaseAddress + 0x0364
Туре:	RW
Reset:	0
Description:	INTC2 mask clear 04
101.1	

[31:0] RESERVED



INTC2_MASK_CLEAR08 **INTC2** mask clear 08 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED Address: SystemConfigBaseAddress + 0x0368 Type: RW **Reset:** 0 **Description:** INTC2 mask clear 08 [31:0] RESERVED INTC2_MODE INTC2 mode 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED Address: SystemConfigBaseAddress + 0x0380 Type: RW **Reset:** 0 **Description:** INTC2 mode [31:0] RESERVED



18 External circuitry recommendations

18.1 Power supplies

18.1.1 Decoupling recommendations

It is recommended to:

- connect all balls of the same group (with the same names) together
- add decoupling capacitors between each VDD and GND group, respectively:
 - VDD3V3 group and GND3V3 group
 - AVDD2V5 group and AGND2V5 group
 - VDD1V8_2V5 group and LMI_GND1V8 group
 - DVDD1V2 group and DGND1V2 group

The decoupling capacitor values must be carefully considered and fully simulated prior to the board design cycle.

18.1.2 Power-up recommendations


There is no specific recommendation for power-up sequence.

18.2 System

Confidential

The SYS oscillator recommended external circuitry is shown in Figure 33.

Figure 33. Oscillator recommended external circuitry



For the electrical specifications, please contact your local ST representative to access SATA application notes describing oscillators' electrical specifications.

Two differential signals (VDDSENSE and GNDSENSE) are used to provide loopback information on the core supply voltage to an external voltage regulator.

Most of the signals have internal pull-up or pull-down, and do not require an external resistor when not in use. Refer to the 'I/O value' field of *Table 36* for details.



18.3 JTAG

The JTAG recommended connections are shown in Figure 34.




Figure 34. Recommended connections

Note: If there is a lot of noise on the clock line, a capacitor in the range 10 to 100 pF can be fitted between TCK and ground near the target STi7197. However, this may limit the maximum TAP clock rate.

18.4 Display analog output interface

18.4.1 Video DACs description

There are two identical sets of triple video DACs for HD and SD output. Both are triple high performance 10-bit digital-to-analog converters, and consist of three 10-bit DAC modules joined together. A reference circuit controlled by one external resistor sets the full-scale output for each DAC set. Each DAC is able to drive 10 mA.

The blocks are powered by 2.5 V analog and 1.2 V digital supplies, with separate analog and digital grounds.

The blocks require an external precision resistor (Rref) to provide a bandgap reference. The Rref optimum value is 7.81 k $\Omega \pm 1\%$.

The blocks' analog current sources provide a voltage output range of 1.4 V with an optimum linearity through an external precision resistor (Rload). The Rload optimum value is 140 Ω ±1%.

The calculation for the voltage output range is:

Vout = Din * 0.0625 * [(Rext-Mass_quiet)/Rref]*Rload

Information classified Confidential - Do not copy (See last page for obligations)

Doc ID 8265038 Rev 2

where:

- Din is the Code value in decimal
- Rext-Mass_quiet is VbandGap(=1.2214 V)
- Rref is the reference resistor; optimum value is 7.81 kΩ
- Rload is the load resistor (=140 Ω)

18.4.2 Power mode

Each DAC has two power modes—normal mode and high-impedance mode—that are controlled by the *SYSTEM_CONFIG3* system configuration register.

The high impedance mode allows fast recovery from the low power consumption state, and can be used to reduce power during line and frame refresh.

Each DAC takes 100 ns time interval to switch from normal mode to high-impedance mode, and *vice-versa*.

18.4.3 Video DACs output-stage adaptation and amplification

Please contact your local ST representative to access application notes describing video DACs output stage adaptation and amplification.

18.5 HDMI interface

Please contact your local ST representative to access application notes describing HDMI PCB design guidelines.

18.6 Audio digital interface

Please contact your local ST representative to access application notes describing audio digital interface.

18.7 Audio analog interface

The audio DAC provides differential current source outputs for each channel. The use of a differential mode interface circuit is recommended to achieve the best signal to noise ratio performance. A single-ended mode interface circuit can be used, by grounding pins AUDA_LEFTOUTN and AUDA_RIGHTOUTN, but this is not recommended as the resulting signal to noise ratio is less than 90 dB.

An external 1% resistor R_{REF} should be connected between AUDA_IREF and AUDA_GND2V5. A typical value for R_{REF} is 575 Ω , to get proper band gap functionality.

An external 10 μF capacitance should be connected between AUDA_VREF and AUDA_GND2V5.

Figure 35 describes an audio output stage to deliver a 2 V RMS signal.






Figure 35. 2V_{RMS} external audio analog schematic with +9V power supply





STi7197

18.8 Programmable inputs/outputs

There is no specific external circuitry recommendations for this interface.

18.9 External memory interface (EMI)

The EMI is designed to be connected to up to:

- 1 PCI/33 MHz slot + 4 TTL/100 MHz/40 pF slots
- 1 PCI/66 MHz slot + 3 TTL/100 MHz/30 pF slots

Please contact your local ST representative to access application notes describing PCI interface implementation.

18.10 Local memory interface

Apart from the direct signal connections between the LMI and the DDR memories (refer to *Figure 36* and *Figure 37* for details), several extra connections are required.

An external resistor of 121 k Ω +/- 1% is to be connected between LMI_COMP_REF AND LMI_COMP_GND to enable the internal pad drive compensation mechanism.

The two voltage reference signals LMIVREF[0]/LMIVREF[1] are to be connected together to the memories' VREF signals and to a resistor pair whose pedestal is connected to VDD1V8_2V5 and LMI_GND1V8.

The LMIDUMMY[0]/LMIDUMMY[1] signals act as a PCB track delay estimator, and have to be connected through a dummy PCB trace. If all signal lengths are equal to an ideal TL_{signal} , TL_{dummy} is also equal to this TL_{signal} . If this is not the case, the ideal TL_{dummy} length is defined by the following equation:

TL_{dummy} =

 $0.5 \times \{ TL_{LMICLK[0]} + TL_{NOTLMICLK[0]} + TL_{LMICLK[1]} + TL_{NOTLMICLK[1]} / 4 + 1 \}$

(TL_{LMIDQS[0]} + TL_{LMIDQSN[0]}

+ TL_{LMIDQS[1]} + TL_{LMIDQSN[1]}


 $+ TL_{LMIDQS[2]} + TL_{LMIDQSN[2]}$

+ TL_{LMIDQS[3]} + TL_{LMIDQSN[3]}

)/ 8}

For further information on LMI PCB design guidelines, please contact your local ST representative.





Doc ID 8265038 Rev 2


Figure 36. LMI: connections to a (single rank/2 x16 devices) DDR 32-bit configuration

Information classified Confidential - Do not copy (See last page for obligations)

338/410

Information classified Confidential - Do not copy (See last page for obligations)

339/410



Doc ID 8265038 Rev 2

Figure 37. LMI: connections to a (single rank/1 x16 devices) DDR 16-bit configuration


18.11 Ethernet interface

Some mode pins are mapped on some Ethernet interface signals. Pull-up or pull-down resistors have to be added depending upon the chosen reset configuration. Refer to *Mode pins* for details.

18.12 USB interface

The USB external recommended connections are shown in Figure 38.

Figure 38. USB 2.0 application circuit



For PCB design guidelines, refer to the 'USB PCB design guidelines' specific document (7991152). For access to this ST internal document please contact your local ST representative.

18.13 SATA

Please contact your local ST representative to access application notes describing SATA PCB design guidelines.


340/410




18.14 Peripherals

The DAA external recommended connections are shown in Figure 39.









19 Electrical specifications

19.1 Absolute maximum ratings

Symbol	Parameter	Min	Тур	Max	Units
VDD3V3 _{max}	Digital 3.3 V maximum voltage	-0.5	-	4.0	V
VDD2V5 _{max}	Analog 2.5 V maximum voltage	-0.5	-	4.5	V
VDD1V8_2V5 _{max}	Digital 1.8 V maximum voltage	-0.5	-	2.5	V
VDD1V2 _{max}	Digital 1.2 V maximum voltage	-0.5	-	1.9	V
V _{ESD_HBM}	Electrostatic discharge voltage (HBM) ⁽¹⁾ JESD22-A114 - Class 1C	0	-	-	-
V _{ESD_RCDM}	Electrostatic discharge voltage (RCDM) ⁽¹⁾ JESD22-C101- Class II	-	-	-	-
T _{STG}	Storage temperature	- 40	-	150	°C

Table 73. Absolute maximum ratings

1. For a definition of the ESD classes, see the relevant JEDEC standards, or contact STMicroelectronics customer support.

2 These AMR values are applicable to all pins powered to the given voltage.

19.2 Operating conditions

Table 74. Normal operating conditions

Symbol	Parameter	Min	Тур	Max	Units
VDD3V3	Digital 3.3 V operating voltage	3.00	3.30	3.60	V
VDD2V5	Analog 2.5 V operating voltage	2.25	2.50	2.75	V
VDD1V8	Digital 1.8 V operating voltage	1.70	1.80	1.90	V
VDD1V2	Digital 1.2 V operating voltage	1.17	1.20	1.26	V
I _{3V3}	Digital 3.3 V current	-	0.03 ⁽¹⁾	0.04 ⁽²⁾	A
I _{2V5}	Analog 2.5 V current	-	0.15 ⁽¹⁾	0.16 ⁽²⁾	A
I _{1V8}	Digital 1.8 V current	-	0.38 ⁽¹⁾	0.40 ⁽²⁾	A
I _{1V2}	Digital 1.2 core current	-	1.15 ⁽¹⁾	1.49 ⁽²⁾	A
CL	Load capacitance per pin	-	-	100	pF
TA	Operating ambient temperature	0	-	70	°C
T _{j_max}	Maximum junction temperature	-	-	125 ⁽³⁾	°C



Note: 1 These are maximum limits. Exceeding them may result in permanent damage to the device. Operation at these limits is not intended.

Symbol	Parameter	Min	Тур	Мах	Units				
PD	Power dissipation	-	2.54 ⁽¹⁾	3.22 ⁽²⁾	W				
R _{thJA} ⁽⁴⁾	Junction-to-ambient thermal resistance (mounted on recommended PCB)	-	16.8	-	°C/W				

Table 74. Normal operating conditions

1. Typical values correspond to normal process/voltage/temperature.

2. Maximal values correspond to worse-case process/voltage/temperature.

3. Maximal value corresponds to the estimated Tjunction with worse- case process/voltage/temperature.

4. The RthJA has been measured using an FR4 board without heatsink. The value must be considered only as an indication. The thermal performance of the electronic package can vary significantly depending on board design, size, thickness, material and other physical factors.

19.3 Audio DAC

19.3.1 Electrical characteristics

Absolute maximum ratings

The Table 75 describes absolute maximum ratings for audio DAC.

Table 75. Absolute maximum ratings

Symbol	Parameter	Min	Тур	Max	Units
ANA1_VDD2V5	Analog power supply	-	-	4	V

Operating conditions

The Table 76 describes operating conditions for audio DAC.

Table 76. Operating conditions

Symbol	Parameter	Min	Тур	Мах	Units
ANA1_VDD2V5	Analog power supply	2.25	2.5	2.75	V
I _{PD}	Supply Current in Power Down Mode	-	-	10	μA


Output current

In case of no input data, the DAC provides a common mode output current (Icom), as shown in *Figure 40*.



Note: The power consumption is dependant for the chip activation (chip activity and chip temperature) and silicon temperature which is PCB dependant. The values given in this table are measured on ST application environment and may vary from one application to another.





The output current is fixed by internal reference current or can be fixed externally.

Table 77. Audio DAC output current

Parameter	Imin	lcom	Imax	Unit
Output current	0	_ <u>0.8</u> Rext	_ <u>1.613</u> Rext	A

19.4 Triple HD video DACs

The Table 78 describes absolute maximum ratings for triple video DACs.

Table 78. Absolute maximum rating	Table 78.	Absolute	maximum	rating
-----------------------------------	-----------	----------	---------	--------

Symbol	Parameter	Min	Тур	Max	Unit
	Analog power supply for current matrix & bias blocks 2.75 V	-	-	2.75	V
VIDA1_VCCA2/ VIDA2_VCCA2	Analog power supply for level shifters	-	-	2.75	V

The Table 79 describes operating conditions for triple video DACs.



Symbol	Parameter	Min	Тур	Max	Unit
	Analog power supply for current matrix & bias blocks 2.75 V	2.25	2.5	2.75	V
VIDA1_VCCA2/ VIDA2_VCCA2	Analog power supply for level shifters	2.25	2.5	2.75	V

Table 79.Operating conditions

The Table 80 describes static electrical performance of TriDAC.

Table 80.	Static electrical performance Rref	= 7.81 kΩ; F	load = 1	40 Ω

Symbol	Parameter	Min	Тур	Max	Unit
Nb	DAC resolution	7 -	10	-	bits
PonAnalog	Power consumption analog/ active ⁽¹⁾	-	110	133	mW
PonDigital	Power consumption digital/ active ⁽²⁾	-	3.0	3.9	mW
PHZ	Power consumption / HZ mode ⁽³⁾	-	12.7	15.6	mW
POFF	Power consumption / Off mode ⁽⁴⁾	-	2.5	102.0	μW
INL	Integral non linearity	-	± 0.4	± 1.0	LSB
DNL	Differential non linearity	-	± 0.2	± 0.5	LSB
DAC to DAC matching	DAC to DAC matching ⁽⁵⁾	-	± 0.5	± 3	
Compliance	Output compliance 0 V < Vout < 1.4 V	-	-	0.03	LSB
lout Rref = 7.81 kΩ	DAC output current	0 (code min)	-	10.0 (code max)	mA
Full scale Gain Error	Full scale gain error ⁽⁶⁾	-	-	±7	%
Rout	DAC output resistance @ DC	100	-	-	kΩ

1. Typical consumption at 2.5 V/1.2 V supply; and Max. at 2.75 V/1.32 V supply

2. Typical consumption at 2.5 V/1.2 V supply; and Max. at 2.75 V/1.32 V supply

- 3. Independent of clock activity
- 4. Transistor off-stage leakage only
- 5. Under ideal supply conditions

6. This value includes the 1% variation of reference resistor (Rref) and 1% of load resistor (Rload)

The Table 81 describes dynamic electrical performance of video DACs.



Symbol	Parameter	Min	Тур	Max	Unit
F_CLK	Clock speed	-	-	160	MHz
BDW	Output 3 dB bandwidth @ Fclk=160 MHz	DC to 30	-	-	MHz
THD	Total harmonic distortion Fin =4 MHz, F_clk =160 MHz	-44.27	-46.47	-	dB
SFDR	Spurious free dynamic range Fin=4 MHz, Fclk=160 MHz Output full scale	-44.88	-47.79	-	dB
PSRR (dVout/dVvcca)	Power supply rejection ratio @ 1 Hz (full scale)	-50	-55	-	dB
	Power supply rejection ratio @1 MHz(full scale)	-22	-25	-	dB

19.5 DAA electrical characteristics

The Table 82 describes absolute maximum ratings for DAA.

Table 82. Absolute maximum ratings

Symbol	Parameter	Conditions	Min	Max	Units
V ₁	Input voltage on IO pin with respect to GND		Ι	3.6	V

19.6 DDR electrical characteristics

19.6.1 Limiting values

The Table 83 describes the limiting values for DDR.

Table 83.	DDR	limiting	values
-----------	-----	----------	--------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VDDE	1.8 V pad supply voltage	DDR II mode	1.7	1.8	1.9	V
VDDL		DDR I mode	2.25	2.5	2.75	V
VREF(DC)	Input reference voltage connected on REFSSTL (corresponding to supply VDDE)	(1)	(0.49 * VDDE)	(0.5 * VDDE)	(0.51 * VDDE)	v
VTT	Termination voltage	(2)	VREF - 0.04	VREF	VREF +0.04	V

1. The value of VREF is expected to be (0.49-0.51) x VDDE of the transmitting device and VREF is expected to track variations in VDDE.

2. Peak to peak AC noise on VREF may not exceed ± 2% of VREF(DC). VTT of transmitting device must track VREF of receiving device.



STi7197

19.6.2 Output buffer DC characteristics

Table 84.	Output buffer DC characteristics

Symbol	Mode of I/O buffer	Parameter	Conditions	Min	Тур	Max	Unit
lol	ופחח	Output minimum DC current sink	$Vol = 0.36V^{(1)}$	16.2	-	-	mA
loh	DDRI	Output minimum DC current source	Voh = VDDE - 0.36V	-16.2	-	-	mA
lol	וופחח	Output minimum DC current sink	Vol = 0.28V	13.4	-	-	mA
loh	DDRII	Output minimum DC current source	Voh = VDDE - 0.28V ⁽²⁾	-13.4	-	-	mA

1. SSTL2 classII specification with ZOUTPROGA set low.

2. SSTL_18 specification with ZOUTPROGA set low.

19.6.3 Input buffer DC specifications

Table 85. Input buffer DC characteristics for DDR

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
VREF	Voltage reference	-	0.49 * VDDE = 1.1	0.5 * VDDE = 1.25	0.51 * VDDE = 1.4	V
Vil (DC)	DC input logic low	-	-0.3	-	VREF - 0.15	V
Vih (DC)	DC input logic high	-	VREF + 0.15	-	VDDE + 0.3	V
Vil (AC)	AC input logic low	-	-	-	VREF - 0.31	V
Vih(AC)	AC input logic high	-	VREF + 0.31	-	-	V

Table 86. Input buffer DC characteristics for DDRII

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
VREF	Voltage reference	-	0.49 * VDDE = 0.833	0.5 * VDDE = 0.9	0.51 * VDDE = 0.969	v
Vil (DC)	DC input logic low	-	-0.3	-	VREF - 0.125	V
Vih (DC)	DC input logic high	-	VREF + 0.125	-	VDDE + 0.3	v
VTT (DC)	Termination voltage		VREF - 0.04	-	VREF + 0.04	v
Vil (AC)	AC input logic low	-	-	-	VREF - 0.25	V
Vih(AC)	AC input logic high	-	VREF + 0.25	-	-	V



19.7 SATA PHY electrical characteristics

19.7.1 Absolute maximum ratings

Table 87 describes the absolute maximum ratings.

Table 87. Absolute maximum ratings

			i
Supply Voltage (1.2 V nom.)	-	1.35	V
Supply Voltage (2.5 V)	-	2.75	V
Input high level (oscillator and PLL 2v5 inputs)	-	2.75	V
Input high level (all other inputs)	-	1.35	V
;	Supply Voltage (2.5 V) Input high level (oscillator and PLL 2v5 inputs)	Supply Voltage (2.5 V) - Input high level (oscillator and PLL 2v5 inputs) -	Supply Voltage (2.5 V) - 2.75 Input high level (oscillator and PLL 2v5 inputs) - 2.75

19.7.2 Operating conditions

Table 88 describes the operating conditions.

Table 88.Operating conditions

Symbol	Parameter	Min	Тур	Max	Units
SATAVDDR					
SATAVDDT	1v2 supply voltage range	1.08	1.20	1.32	V
SATAVDD_PLL					
SATAVDD2_PLL	Supply Voltage (2.5 V)	2.25	2.50	2.75	V
	Supply ripple (1MHz to 3GHz)	-	-	50	mV(pk-pk)

19.7.3 General electrical specifications

Table 89 describes the general electrical specifications.

Table 89. General electrical specifications

Symbol	Parameter	Min	Тур	Max	Unit
Rref	External reference resistor (from refers pin to the VDD_PLL pin)	-1%	475	+1%	Ohm
TUI _{SATASAS1}	Unit Interval for SATA/SAS gen1 (1.5 Gbps)	-	666.67	-	ps
F _{SSC}	Spread spectrum modulation frequency	30	-	33	kHz
SSC _{TOL}	Spread spectrum modulation deviation	-5000	-	+0	ppm
Z _{diff}	Nominal differential impedance	-	100	-	



19.8 External memory interface (EMI)

The EMI pads are TTL/PCI dual-mode. TTL electrical specifications are shown in *Table 90* and PCI electrical specifications in *Table 91*.

Table 90. TTL-mode 3V3 EMI pads DC specifications

Symbol	Parameter	Min	Typical	Max	Units	Notes
V _{IH}	Input logic 1 voltage	2.0	-	VDD3V3 + 0.5	V	
V _{IL}	Input logic 0 voltage	-0.5	-	0.8	V	
V _{OH}	Output logic 1 voltage	VDD3V3 - 0.2	-	-	V	(1)
V _{OL}	Output logic 0 voltage	-	-	0.2	V	(2)
R _{PU}	Equivalent pull-up resistance	-	50	-	kΩ	
R _{PD}	Equivalent pull-down resistance	- *	50	-	kΩ	
I _{IN}	Input leakage current (input pin)	- X	-	4	μA	(3)
C _{IN}	Input capacitance		-	10	pF	

1. I_{OUT} = -8 mA

2. I_{OUT} = 8 mA

Confidential

3. $0 \leq V_{in} \leq VDD3V3$

Table 91. PCI-mode 3V3 EMI pads DC specifications

Symbol	Parameter	Min	Typical	Мах	Units	Notes
V _{IH}	Input logic 1 voltage	0.5*VDD3V3	-	VDD3V3 + 0.5	V	
V _{IL}	Input logic 0 voltage	-0.5	-	0.3*VDD3V3	V	
V _{OH}	Output logic 1 voltage	0.9*VDD3V3	-		V	(1)
V _{OL}	Output logic 0 voltage	-	-	0.1*VDD3V3	V	(2)
R _{PU}	Equivalent pull-up resistance	-	50	-	kΩ	
R _{PD}	Equivalent pull-down resistance	-	50	-	kΩ	
I _{IN}	Input leakage current (input pin)	-	-	4	μA	(3)
C _{IN}	Input capacitance	-	-	10	pF	

1. I_{OUT} = -0.5 mA

2. I_{OUT} = 1.5 mA

3. $0 \leq V_{in} \leq VDD3V3$



19.9 USB

Table 92 describes the operating conditions of USB.

Table 92. USB operating conditions	Table 92.	USB	operating	conditions
------------------------------------	-----------	-----	-----------	------------

Symbol	Parameter	Min	Тур	Max	Unit
USB1_VDD3V3		3.0	3.3	3.6	V
USB2_VDD3V3	Analog supply voltage	3.0	3.3	3.0	v
USB_VDD1V2	Digital supply voltage	1.1	1.2	1.3	V
USB_VDD2V5	Analog supply voltage	2.3	2.5	2.7	V
V _{LFS-cm}	Low and full speed mode input common mode level	800	-	2500	mV
V _{HS-cm}	High speed mode input common mode level	-50	200	500	mV
V _{chirp-cm}	Chirp mode input common mode level	-50	-	600	mV
V _{diff}	Differential input signal amplitude	100	400	1100	mV

19.10 3V3 IO pads

Table 93 describes the electrical specifications for the 3V3 IO pads.

Table 93.	3V3 electrical specifications	

Symbol	Parameter	Min	Тур	Max	Unit	Notes
V _{IH}	High level input voltage	2	-	-	V	
V _{IL}	Low level input voltage	-	-	0.8	V	
V _{HYST}	Input hysteresis voltage	300	-	-	mV	
V _{OH}	High level output voltage	VDDE3V3 - 0.3	-	-	V	(1)
V _{OL}	Low level output voltage	-	-	0.3	V	(2)
I _{PU}	Pull-up current (conditions Vi = 0 V)	39	66	101	μA	
I _{pd}	Pull-down current (conditions Vi=VDDE3V3)	33	66	120	μA	
R _{PU}	Equivalent pull-up resistance (conditions Vi = 0 V)	36	50	76	kΩ	
R _{PD}	Equivalent pull-down resistance (conditions Vi = VDDE3V3)	30	50	90	kΩ	

1. I_{OUT} = -6mA

2. $I_{OUT} = 6mA$



19.11 Crystal oscillator specifications

Table 94. Crystal oscillator specifications

Symbol	Parameter		Тур	Мах	Unit
Xtal _l	Amplitude at pin XTAL_I (ball AK8) 0			2.0	V _{pp}
Xtal _O	Amplitude at pin XTAL_O (ball AL8)	0.5		2.2	V _{pp}
	Oscillation start-up time			2	ms
G _{mO}	Oscillation transductance		28.5		mA/V
R _{neg}	Negative impedance		288		Ω
	Oscillator gain	10			dB



20 Timing interfaces

20.1 System timing interface

Figure 41. Reset timing




Table 95. System input/output port timing parameters

Symbol	Parameter	Min	Max	Units
t _{RESET}	Power supply stabilization to NOTRESETIN signal deassertion	1	-	ms
t _{MODSRST}	Inputs setup to NOTRESETIN	5	-	ns
t _{MODHRST}	Inputs hold from NOTRESETIN	1.2	-	ms

20.2 Digital audio interface

20.2.1 Digital PCM reader input interface

Digital PCM reader timing waveform

The *Figure 42* shows the timing waveforms of the digital Audio PCM input to the PCM reader.






Figure 42. Digital PCM audio input timing waveforms




Symbol	Parameter	Min	Мах	Units
f _{pcmi_sclk}	PCMI_SCLK max frequency		32	MHz
t _{pcmi_sclkl}	PCMI_SCLK low pulse	12		ns
t _{pcmi_sclkh}	PCMI_SCLK high pulse	12		ns
t _{pcmidSH}	PCMI_data setup time to PCMI_SCLK rising edge	5		ns
t _{pcmidHD}	PCMI_data hold time from PCMI_SCLK rising edge	5		ns

20.3 Digital PCM player output interface

20.3.1 PCM player output timing waveform

The Figure 43 shows the timing waveforms of the PCM player output interface.

Figure 43. PCM player timing output waveforms



Information classified Confidential - Do not copy (See last page for obligations)

57

Symbol	Parameter	Min	Max	Units			
t _{SCLPD}	SCLK low to PCMDATA valid		10	ns			
t _{SCLLR}	SCLK low to LRCLK		10	ns			
t _{SCHPD}	SCLK high to PCMDATA valid		50	ns			
t _{SCHLR}	SCLK high to LRCLK		50	ns			

Table 97. PCM player output timing parameters

20.4 Transport stream input AC specification

20.4.1 Parallel transport stream input interface

The Figure 44 shows the timing waveforms of parallel transport stream input interface.

Figure 44. Parallel transport stream input timing waveform




 Table 98.
 Parallel transport stream input timing parameter

Symbol	Parameter	Min	Max	Units
t _{LCLLCL}	TSnINBYTECLK period	37		ns
t _{LCHLCH}	TSnINBYTECLK pulse width high	10		ns
t _{LCLLCL}	TSnINBYTECLK pulse width low	10		ns
t _{LDVLCH}	TSnIN signals valid to TSnINBYTECLK high	4		ns
t _{LCHLDX}	TSnIN signals hold after TSnINBYTECLK high	2		ns



20.4.2 Serial transport stream input interface

The Figure 45 shows the timing waveforms of serial transport stream input interface.

Figure 45. Serial transport stream input timing waveform





Table 99. Serial transport stream input timing parameter

	parameter					
Symbol	Parameter	Min	Max	Units		
t _{LCLLCL}	TSnINBITCLK period	10		ns		
t _{LCHLCH}	TSnINBITCLK pulse width high	3		ns		
t _{LCLLCL}	TSnINBITCLK pulse width low	3		ns		
t _{LDVLCH}	TSnIN signals valid to TSnINBITCLK high	3		ns		
t _{LCHLDX}	TSnIN signals hold after TSnINBITCLK high	2		ns		

20.5 Transport stream output AC specification

The *Figure 46* shows the timing waveforms of transport stream output interface.

Figure 46. Transport stream output timing





Symbol	Parameter	Min	Max	Units
t _{TSINBYTECLK}	TSINBYTECLK clock period	10 ⁽¹⁾	33.3 ⁽²⁾	ns
t _{TSDATAH}	Output delay to TSINBYTECLK	-	0	ns
t _{ACH}	TSINBYTECLK pulse width high	4	-	ns
t _{ACL}	TSnINBYTECLK pulse width low	4	-	ns

Table 100. Transport stream output port timings

1. Minimum clock period in case of serial mode.

2. Maximum clock period in case of parallel mode.

20.6 JTAG interfaces AC specification

Input clocks: TCK (rising edge)

Inputs: TDI, TMS






Table 101. JTAG input/output port timings

Symbol	Parameter	Min	Max	Units
Input clock	TCK period	20		ns
tTAPHCLK	Inputs setup to TCK rising edge	5		ns
tTAPSCLK	Inputs hold to TCK rising sdge	5		ns
tPTAPCLK	Output delay to TCK falling edge		15	ns



20.7 EMI timings

All of the outputs come from a multiplexer controlled by the clock. It is assumed that the EMI will be programmed so that all the outputs will be changed on the falling edge of the clock.

Following tables assume an external load of 25 pF on every EMI pad.

20.7.1 Synchronous devices

All synchronous transactions originate and terminate at flip flops within the padlogics. Outputs are generated with respect to the falling edge of the bus clock, and inputs are sampled with respect to the rising edge.

EMI-Clock: EMISFLASH

EMI-outputs: EMIADDR[*], EMIDATA[*], NOTEMICS*, NOTEMIBE, NOTEMIOE, NOTEMILBA, NOTEMIBAA, EMIRDNOTWR

EMI-inputs: EMIDATA[*], EMIREADYORWAIT






Table 102. EMI / SFLASH synchronous interface parameters

Symbol	Parameter	Min	Max	Units
Input clock	EMISFLASHCLK period	33		ns
t _{ECHEOV}	Bus clock falling edge to valid data	0	4	ns
t _{EIVECH}	Input valid to rising clock edge (input setup time)	5.5		ns
t _{ECHEIX}	Rising clock edge to input invalid (input hold time)	0		ns
t _{ECHEON}	Falling clock edge to data valid (after tristate output)	2		ns
t _{ECHEOZ}	Falling clock edge to data valid (before tri-state output)		-3	ns

These values are static offsets within a bus cycle, they should be read in conjunction with the waveforms in *external memory interface* (EMI), which are cycle accurate only.



Asynchronous memory/peripherals

The EMI strobes are programmed in terms of internal clock phases, that is to say with half cycle resolution. The clock to output delay for all outputs (address, data, strobes) are closely matched with a skew tolerance of ± 3 ns (assuming an external load of 25 pF on pads).


The input latch point for a read access is determined by the number of programmed EMI subsystem clock cycles for the latch point. The correction allows the latch point to be measured from the edge of an active chip select, that has been programmed to rise at the programmed read latch point.

Time between the address bus switching and a chip select or data bus output switching is n programmed phases ± 3 ns. That is, worst case, the chip select or data is maximum of 3 ns after the address, or worst case the chip select or data is 3 ns before the address.

For a read cycle, the data is latched by the STi7197 at the programmed number of EMI subsystem clock cycles from the end of the access plus a latch point correction time, which is effectively the read setup time. The latch point correction time (read setup time) is a minimum of 5 ns + skew tolerance correction of the output signal used as a reference. This is 5 ± 3 ns, thus the minimum read setup time relative to a strobe is 8 ns. This ensures the read hold time is always a minimum of 0 ns, guaranteed by design.

Asynchronous access - READ


Figure 49. EMI asynchronous read timing





Asynchronous access - WRITE

Figure 50. EMI asynchronous write timing



Symbol	Parameter 7	Min	Max	Units	Note	
t _{AVSV}	Address valid to output strobe valid	-1.5	3	ns	(1)	
t _{RDVSV}	Read data valid to strobe valid (read setup time)	8		ns	(2)	
t _{SVRDX}	Read data hold time after strobe valid (read hold time)	0		ns	(3)	
t _{AVWDON}	Address valid to write data valid (after tristate output)	3		ns	(4)	
t _{AVWDOZ}	Address valid to write data valid (before tristate output)		-4.5	ns		
t _{AVWDV}	Address valid to write data valid	-2	2	ns		

1. Skew plus nominal N programmed EMI subsystem clock cycles of strobe delay.

2. Skew from nominal programmed read latch point.

3. Minimum values are guaranteed by design.

4. Skew from nominal programmed phases of data drive delay.

Table 103 assumes an external load of 25 pF on EMI pads.

20.8 LMI DDR2-SDRAM timings

The DDR2 interface is compliant to the Jedec DDR2 specs (DDR2-800 grade).

20.9 PIO output AC specification

Reference clock in this case means the last transition of any PIO signal.

Note: There are two different sets of PIO timings, one for the SSC (I²C) outputs and one for all other PIO outputs.






Table 104. PIO timings: SSC (I²C bus)

Symbol	Parameter	Min	Max	Units
t _{PCHPOV}	PIO_REFCLOCK high to PIO output valid	-20.0	0.0	ns
t _{PCHWDZ}	PIO tristate after PIO_REFCLOCK high	-20.0	5.0	ns
t _{PIOr}	Output rise time	3.0	30.0	ns
t _{PIOf}	Output fall time	3.0	30.0	ns



20.10 Ethernet interface

20.10.1 MII interface

MII receive interface

The Figure 52 shows the timing waveform for the Receive MII interface.

Figure 52. Receive signal timing relationship at the MII PHY interface





Table 105. Receive MII interface timings

Symbol	Parameter	Min	Max	Units
t _{RX_CLK}	RX_CLK time period	20		ns
t _{SU}	Input signals (RX_DATAVALID, RX_ERROR, RX_DATA) setup time	10		ns
t _H	Input signals (RX_DATAVALID, RX_ERROR, RX_DATA) hold time	10		ns

MII transmit interface

The Figure 53 shows the timing waveform for the Transmit MII interface.

Figure 53. Transmit signal timing relationship at the MII PHY interface





Information classified Confidential - Do not copy (See last page for obligations)

Symbol	Parameter	Min	Max	Units
t _{TX_CLK}	TX_CLK time period	20		ns
t _{SU}	Output signals (TX_ENABLE, TX_DATA) setup time	10		ns
t _H	Output signals (TX_ENABLE, TX_DATA) hold time	0	25	ns

Table 106.	Transmit	MII interface	timings
14610 1001			

MII control interface

The Figure 54 shows the timing waveform for the MII control interface.

Figure 54. Control signal timing relationship at the MII PHY interface




Table 107. MIL control interface timings


Symbol	Parameter	Min	Max	Units
Input signal	(MDIO)			
t _H	Input signal (MDIO) hold time	0	300	ns
Output signa	al (MDIO)			
t _{SU}	Output signal (MDIO) setup time	10		ns
t _H	Output signal (MDIO) hold time	10		ns



Confidential

20.10.2 **RMII** interface

Figure 55. Timing waveform for the RMII interface



The Table 108 describes RMII timings parameters.

Table 108. RMII timing parameters

Symbol	Parameter	Min	Тур	Мах	Units
	REF_CLK Frequency	-	50	-	MHz
t _{REF}	REF_CLK Duty Cycle	35	-	65	%
t _{SU}	TXD[1:0], TX_EN,RXD[1:0], CRS_DV, RX_ER (Data Setup to REF_CLK rising edge)	4	-	-	ns
t _H	TXD[1:0], TX_EN,RXD[1:0], CRS_DV, RX_ER (Data hold from REF_CLK rising edge)	2	-	-	ns

Confidential

21 Alternate functions on PIO

21.1 Alternate functions

To improve flexibility and to allow the STi7197 to fit into different set-top box application architectures, the input and output signals from some of the peripherals and functions are not directly connected to the pins of the device. Instead, they are assigned to the alternate function inputs and outputs of a PIO port bit, or an I/O pin. This allows the pins to be configured with their default function if the associated input or output is not required in that particular application.

Some pins have several alternate functions, for inputs and outputs, or both. *Table 109* to *Table 125* list the different alternate functions.

Inputs connected to the alternate function input are permanently connected to the input pin. The output signal from a peripheral is only connected when the PIO bit is configured into either push-pull or open drain driver alternate function mode.

Some alternate function signals are available on more than one PIO port.

The STi7197 uses seven PIO banks (PIO#0 to PIO#6) that are controlled by the COMMS IP and 10 banks that are driven by a standalone PIO module called STD_PIO.

The STi7197 embeds two types of PIOs alternate functions.

- Functions that are enabled by a register located inside the COMMS (or STD_PIO module).
- Functions that are enabled by a register located inside the system config module. This
 configuration is required for the pins where the alternate functions are enabled already
 at reset (by default the pins controlled by the COMMS are in the PIO mode and not
 alternate).

In addition to the multiplexing on the PIO pins, the STi7197 uses other pin multiplexing to provide different signal options depending upon the device application. For these other multiplexing options see *Section 9: Basic chip operating modes and multiplexing scenarios on page 192*.



Confidential





Figure 56. I/O port pins (alternate functions controlled by COMMS or STD_PIO)







In case of alternate functions controlled by the System Config bit, the enabling of the pad is driven by the alternate function itself when in the alternate mode or by the COMMS (or STD_PIO) signals when in the PIO mode.

STi7197



-
S
<u> </u>
0
÷.
ບ
σ
÷
Δ
Ō
ō
¥.
d)
×.
2
ω.
Q
÷
S
α
-
Φ
Φ
ŝ
ت
~
5
S.
cop
0
Ħ
2
Ĕ
U D
on oc
Dong
- Do no
l - Do no
al - Do nc
tial - Do nc
ntial - Do nc
ential - Do no
dential - Do no
fidential - Do no
nfidential - Do no
onfidential - Do no
Confidential - Do no
Confidential - Do no
d Confidential - Do no
ed Confidential - Do no
ied Confidential - Do no
ified Confidential - Do no
sified Confidential - Do no
ssified Confidential - Do no
assified Confidential - Do no
classified Confidential - Do no
classified Confidential - Do no
n classified Confidential - Do no
on classified Confidential - Do no
tion classified Confidential - Do no
ation classified Confidential - Do no
nation classified Confidential - Do no
mation classified Confidential - Do no
ormation classified Confidential - Do no
formation classified Confidential - Do no
nformation classified Confidential - Do no

Table 109.		PIO0 alternate functions	(
	Config register:	Config register: SYSTEM_CONFIG19[15:0]				
00L	Config bus: PIO	Config bus: PIO0_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	[0:2]			
NIA	Parameter	Alternate 1	Alternate 2	Alternate 3	Alternate 4	Alternate 5
		DV01	DVO 0	SC 0	UART 0	Reserved
	Name	DVO1[0]	DV00[16]	SC0_DATAOUT	UART0_TXD	RESERVED
	Description	Second DVO output	First DVO output	Smartcard 0	UART 0	RESERVED
	Direction	0	0	0	0	RESERVED
	Configuration	SYSTEM_CONFIG19[8,0]=00	SYSTEM_CONFIG19[8,0]=01	SYSTEM_CONFIG19[8,0]=10	SYSTEM_CONFIG19[8,0]=11	RESERVED
	Name	DVO1[1]	DV00[17]	SC0_DATAIN	UART0_RXD	RESERVED
	Description	Second DVO output	First DVO output	Smartcard 0	UART O	RESERVED
	Direction	0	0		_	RESERVED
	Configuration	SYSTEM_CONFIG19[9,1]=00	SYSTEM_CONFIG19[9,1]=01	Not required	Not required	RESERVED
	Name	DVO1[2]	DVO0[18]	SC0_EXTCLKIN	UART0_NOT_OE	RESERVED
	Description	Second DVO output	First DVO output	Smartcard 0	UART 0	RESERVED
	Direction	0	0		0	RESERVED
	Configuration	SYSTEM_CONFIG19[10,2]=00	SYSTEM_CONFIG19[10,2]=01	Not required	SYSTEM_CONFIG19[10,2]=11	RESERVED
	Name	DVO1[3]	DVO0[19]	SC0_CLKOUT	UART0_RTS	RESERVED
	Description	Second DVO output	First DVO output	Smartcard 0	UART 0	RESERVED
	Direction	0	0	0	0	RESERVED
	Configuration	SYSTEM_CONFIG19[11,3]=00	SYSTEM_CONFIG19[11,3]=01	SYSTEM_CONFIG19[11,3]=10	SYSTEM_CONFIG19[11,3]=11	RESERVED

STi7197

Downloaded from Arrow.com.

Confidential

366/410

21.2

first digital video output (DVO0) extension (8 to 16-bit)

•

PIO0 is on COMMS block. It provides:

PIO0 alternate functions

second digital video output (DVO1)(24-bit) Smartcard interfaces (SC0 and SC1)

Doc ID 8265038 Rev 2



a
100
-
Û
σ
1277
ч —
0
Ŭ

(continued)	
nate functions	
9. PIO0 alterna	
Table 109	

57

STi7197

	Config register: S	Config register: SYSTEM_CONFIG19[15:0]				
	Config bus: PIO0_	Config bus: PIO0_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	[0:2]			
PIN	Parameter	Alternate 1	Alternate 2	Alternate 3	Alternate 4	Alternate 5
		DVO1	DVO 0	SC 0	UART 0	Reserved
	Name	DVO1[4]	DVO0[20]	SC0_RESET	UART0_CTS	RESERVED
	Description	Second DVO output	First DVO output	Smartcard 0	UART 0	RESERVED
	Direction	0	0	0		RESERVED
	Configuration	SYSTEM_CONFIG19[12,4]=00	SYSTEM_CONFIG19[12,4]=01	SYSTEM_CONFIG19[12,4]=10	Not required	RESERVED
	Name	DVO1[5]	DV00[21]	SC0_COND_VCC		RESERVED
	Description	Second DVO output	First DVO output	Smartcard 0		RESERVED
	Direction	0	0	0		RESERVED
	Configuration	SYSTEM_CONFIG19[13,5]=00	SYSTEM_CONFIG19[13,5]=01	SYSTEM_CONFIG19[13,5]=10		RESERVED
	Name	DVO1[6]	DV00[22]	SC0_COND_VPP		RESERVED
	Description	Second DVO output	First DVO output	Smartcard 0		RESERVED
	Direction	0	0	0		RESERVED
	Configuration	SYSTEM_CONFIG19[14,6]=00	SYSTEM_CONFIG19[14,6]=01	SYSTEM_CONFIG19[14,6]=10	-	RESERVED
	Name	DVO1[7]	DVO0[23]	SC0_DETECT		RESERVED
	Description	Second DVO output	First DVO output	Smartcard 0	-	RESERVED
	Direction	0	0	_		RESERVED
	Configuration	SYSTEM_CONFIG19[15,7]=00	SYSTEM_CONFIG19[15,7]=01	Not required	•	RESERVED

Doc ID 8265038 Rev 2

Alternate functions on PIO

367/410

	ർ	
ì	Ē	
	Ē	
	Ū	
1	Ō	
ţ	F	
	0	
(Ĵ	

Downloaded from Arrow.com.

PIO1 is on COMMS block. It provides:DVO1 (24-bit)

PIO1 alternate functions

21<u>.</u>3

	 UART interfaces 				
		ellaces			
Table 110.	0. PIO1 alternate functions	e functions			
519	Config register: SYSTEM_CONFIG20	TEM_CONFIG20[15:0]			
ļ	Config bus: PIO0_ALTFOP[1:0]_MUX	TFOP[1:0]_MUX_SEL_BUS[7:0]			
NId	Parameter	Alternate 1	Alternate 2	Alternate 3	Alternate 4
		DVO 1	MAFEI/F	SC 1	UART 1
	Name	DVO1[8]	MAFE_DIN	SC1_DATAOUT	UART1_TXD
	Description	Second DVO output	MAFE	Smartcard 1	UART 1
	Direction	0	_	0	0
<u></u>	Configuration	SYSTEM_CONFIG20[8,0]=00	Not required	SYSTEM_CONFIG20[8,0]=10	SYSTEM_CONFIG20[8,0]=11
	Name	DVO1[9]	MAFE_SCLK	SC1_DATAIN	UART1_RXD
	Description	Second DVO output	MAFE	Smartcard 1	UART 1
	Direction	0	-		_
	Configuration	SYSTEM_CONFIG20[9,1]=00	Not required	Not required	Not required
	Name	DVO1[10]	MAFE_HC1	SC1_EXTCLKIN	•
	Description	Second DVO output	MAFE	Smartcard 1	•
	Direction	0	0		•
<u> </u>	Configuration	SYSTEM_CONFIG20[10,2]=00	SYSTEM_CONFIG20[10,2]=01	Not required	I
	Name	DVO1[11]	MAFE_DOUT	SC1_CLKOUT	UART1_RTS
DIO1[3]	Description	Second DVO output	MAFE	Smartcard 1	UART 1
	Direction	0	0	0	0
<u> </u>	Configuration	SYSTEM_CONFIG20[11,3]=00	SYSTEM_CONFIG20[11,3]=01	SYSTEM_CONFIG20[11,3]=10	SYSTEM_CONFIG20[11,3]=11

Doc ID 8265038 Rev 2

Alternate functions on PIO

Т

Γ



a
÷
Ē
Φ
σ
ų,
Ċ
0
0

STi7197

Τ

Γ

			Alternate 4	UART 1	UART1_CTS	UART 1	_	Not required		•		-	-		-	-	-		1	-
			Alternate 3	sc 1	SC1_RESET	Smartcard 1	0	SYSTEM_CONFIG20[12,4]=10	SC1_COND_VCC	Smartcard 1	0	SYSTEM_CONFIG20[13,5]=00	SC1_COND_VPP	Smartcard 1	0	SYSTEM_CONFIG20[14,6]=10	SC1_DETECT	Smartcard 1	_	Not required
			Alternate 2	MAFE I/F				-	MAFE_FS	MAFE		Not required			-	-	-			
Table 110. PIO1 alternate functions (continued)	EM_CONFIG20[15:0]	Config bus: PIO0_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	Alternate 1	DVO 1	DVO1[12]	Second DVO output	0	SYSTEM_CONFIG20[12,4]=00	DVO1[13]	Second DVO output	0	SYSTEM_CONFIG20[13,5]=00	DVO1[14]	Second DVO output	0	SYSTEM_CONFIG20[14,6]=00	DVO1[15]	Second DVO output	0	SYSTEM_CONFIG20[15,7]=00
110. PIO1 alternate	Config register: SYSTEM_CONFIG20[15:0]	Config bus: PIO0_ALT	Parameter		Name	Description	Direction	Configuration	Name	Description	Direction	Configuration	Name	Description	Direction	Configuration	Name	Description	Direction	Configuration
Table 1			NId									ID 8	265	038		2				

Т Т T Т Τ

Alternate functions on PIO

369/410

Doc ID 8265038 Rev 2

Confidential

PIO2 alternate functions 21.4

370/410

PIO2 is on COMMS block. It provides:

- DVO1 (24-bit) •
- SSC0 and SSC1 interfaces with I²C half-duplex/full-duplex modes selectable by the ssc0_mux_sel and ssc1_mux_sel bits
- SSC2 and SSC3 interfaces with I²C half-duplex modes selectable

÷ ÷ + ÷ c C I a 1

	Table 111.		PIO2 alternate functions			
		Config register	Config register: SYSTEM_CONFIG21[15:0]			
	2011	Config bus: PIC	Config bus: PIO2_ALTFOP[1:0]_MUX_SEL_BUS[7:0]			
	PIN	Parameter	Alternate 1	Alternate 2	Alternate 3	Alternate 4
			DVO 1		SSC 0,1,2,3	SSC 0,1,2,3
Doc		Name	DVO1[16]	-	SSC2_MTSR	SSC2_MRST
: ID 82		Description	Second DVO output	,	SSC2 Data bit: master transmit/slave receive, full duplex	SSC2 Data bit: master receive/slave transmit, full duplex
2650	PIO2[0]	Direction	0	I	D/I	O/I
)38 Rev 2		Configuration	SYSTEM_CONFIG21[8,0]=00		In: Not required Out: SYSTEM_CONFIG21[8,0]=10	In: SYSTEM_CONFIG16[8,7]=00 Out: SYSTEM_CONFIG21[8,0]=11
		Name	DVO1[17]	I	SSC3_MTSR	SSC3_MRST
		Description	Second DVO output	1	SSC3 Data bit: master transmit/slave receive, full duplex	SSC3 Data bit: master receive/slave transmit, full duplex
	PI02[1]	Direction	0	•	O/1	0/I
		Configuration	SYSTEM_CONFIG21[9,1]=00		ln: Not required Out: SYSTEM_CONFIG21[9,1]=10	In: SYSTEM_CONFIG16[15,14]=00 Out: SYSTEM_CONFIG21[9,1]=11
		Name	DVO1[18]	I	ssco_scl	SSC0_SCL
		Description	Second DVO output	I	SSC0 serial clock in/out	SSC0 serial clock in/out
	PI02[2]	Direction	0	I	O/I	O/I
57		Configuration	SYSTEM_CONFIG21[10,2]=00		In: Not required Out: SYSTEM_CONFIG21[10,2]=10	ln: Not required Out: SYSTEM_CONFIG21[10,2]=11



σ
÷
Ð
$\overline{\mathbf{\sigma}}$
i E
7
5
X
U

_

57	Table 111.	11. PIO2 alté Config register	1. PIO2 alternate functions (continued) config register: SYSTEM CONFIG21[15:0]			
	PIO2	Config bus: PIC	Config bus: PIO2_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	[0		
	NIA	Parameter	Alternate 1	Alternate 2	Alternate 3	Alternate 4
			DVO 1		SSC 0,1,2,3	SSC 0,1,2,3
		Name	DVO1[19]		SSC0_MTSR	SSC0_MRST
		Description	Second DVO output		SSC0 Data bit: master transmit/slave receive, full duplex	SSC0 Data bit: master receive/slave transmit, full duplex
	PI02[3]	Direction	0		QI	O/I
		Configuration	SYSTEM_CONFIG21[11,3]=00		In: Not required Out: SYSTEM_CONFIG21[11,3]=10	In: SYSTEM_CONFIG16[0]=0 Out: SYSTEM_CONFIG21[11,3]=11
Doc		Name	DVO1[20]	-	SSC0_MRST	SSC0_MRST
: ID 82		Description	Second DVO output	I	SSC0 Data bit: master receive/slave transmit, full duplex	SSC0 Data bit: master receive/slave transmit, full duplex
2650	PI02[4]	Direction	0	1	0/I	0/I
38 Rev 2		Configuration	SYSTEM_CONFIG21[12,4]=00		SYSTEM_CONFIG21[12,4]=10	In: SYSTEM_CONFIG16[0]=1 Out: SYSTEM_CONFIG21[12,4]=11
		Name	DVO1[21]	1	ssc1_scL	SSC1_SCL
		Description	Second DVO output	1	SSC1 Serial Clock	SSC1 Serial Clock
	PI02[5]	Direction	0	•	O/I	0/I
		Configuration	SYSTEM_CONFIG21[13,5]=00		In: Not required Out: SYSTEM_CONFIG21[13,5]=10	In: Not required Out: SYSTEM_CONFIG21[13,5]=11
		Name	DVO1[22]	ı	SSC1_MTSR	SSC1_MRST
		Description	Second DVO output	I	SSC1 Data bit: master transmit/slave receive, full duplex	SSC1 Data bit: master receive/slave transmit, full duplex
	PIO2[6]	Direction	0	•	O/1	O/I
371/410		Configuration	SYSTEM_CONFIG21[14,6]=00		In: Not required Out: SYSTEM_CONFIG21[14,6]=10	In: SYSTEM_CONFIG16[3]=0 Out: SYSTEM_CONFIG21[14,6]=11

Information classified Confidential - Do not copy (See last page for obligations)

g
Ξ.
Ċ
Ū
σ
ij
Ċ
0
0

						ave			
			Alternate 4	SSC 0,1,2,3	SSC1_MRST	SSC1 Data bit: master receive/slave transmit, full duplex	0/1	In: SYSTEM_CONFIG16[3]=1 Out: SYSTEM_CONFIG21[15,7]=11	
			Alternate 3	SSC 0,1,2,3	SSC1_MRST	SSC1 Data bit: master receive/slave transmit, full duplex	0/I	In: Not required Out: SYSTEM_CONFIG21[15,7]=10	
ued)		10:L]	Alternate 2		1	Ċ	()	5	
Table 111. PIO2 alternate functions (continued)	Config register: SYSTEM_CONFIG21[15:0]	Config bus: PIO2_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	Alternate 1	DVO 1	DVO1[23]	Second DVO output	0	SYSTEM_CONFIG21[15,7]=00	
11. PIO2 alte	Config register:	Config bus: PIO	Parameter		Name	Description	Direction	Configuration	
Table 11			NId				PI02[7]		
372	2/410)							Doc ID 8265038 Rev 2

Alternate functions on PIO



Confidential



57

PIO3 is on COMMS block. It provides:

STi7197

- DVO0 (16-bit)
- DVO1 (24-bit)
- digital video port extension (DVP0) (16-bit)
- SSC2 and SSC3 interfaces with I2C half-duplex modes selectable
 - infra red blaster (IRB) interface
- auxiliary VTG synchronizations

Table 112. PIO3 alternate functions

	PIO3	Config registe	Config register: SYSTEM_CONFIG25[15:0]	5		
[8	Config bus: PI	Config bus: PIO3_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	BUS[7:0]		
Doc II	NId	Parameter	Alternate 1	Alternate 2	Atternate 3	Alternate 4
D 826			DVO 1	IRB, DVP 0, SSC 2,3	IRB, SSC 2,3	AUX video timing h/v refs
6503		Name	DV01HS	1		VTG_AUX_HS
8 R		Description	DVO horizontal sync	1	IRB IR data input	Aux video
ev 2		Direction	0	1		0
		Configuration	SYSTEM_CONFIG25[8,0]=00	1	Not required	SYSTEM_CONFIG25[8,0]=11
		Name	DV01_CLK	1	IRB_UHF_IN	•
		Description	DVO clock	-	IRB UHF data input	
		Direction	0	1		•
		Configuration	SYSTEM_CONFIG25[9,1]=00	1	Not required	•
		Name	DV01VS	IRB_IR_DATA_OUT	IRB_IR_DATA_OUT	VTG_AUX_VS
		Description	DVO vertical sync	IRB IR data output	IRB IR data output	Aux video
	- 100[2]	Direction	0	0	0	0
		Configuration	SYSTEM_CONFIG25[10,2]=00	SYSTEM_CONFIG25[10,2]=01 SYSTEM_CONFIG25[10,2]=10	SYSTEM_CONFIG25[10,2]=10	SYSTEM_CONFIG25[10,2]=11

σ	
÷	
Φ	
σ	
Ę.	
Ē	
Ō	
Ŭ	

374/410

(continue
functions
alternate 1
PI03 8
e 112.
Table

Alternate functions on PIO

Table 112.		PIO3 alternate functions (continued)	(pen)			
	Config registe	Config register: SYSTEM_CONFIG25[15:0]				
2	Config bus: PI	Config bus: PIO3_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	10S[7:0]			
NId	Parameter	Alternate 1	Alternate 2	Alternate 3		Alternate 4
		DVO 1	IRB, DVP 0, SSC 2,3	IRB, SSC 2,3		AUX video timing h/v refs
	Name	DVO1DE	IRB_DATA_OUT_OD	IRB_DATA_OUT_OD		VTG_AUX_BOTNOTTOP
	Description	Second DVO output	IRB data output open drain	IRB data output open drain		Aux video
	Direction	0	0	0		0
	Configuration	SYSTEM_CONFIG25[11,3]=00	SYSTEM_CONFIG25[11,3]=01	SYSTEM_CONFIG25[11,3]=10		SYSTEM_CONFIG25[11,3]=11
	Name	DVO0[0]	DVP0[8]/SSC2_SCL	SSC2_SCL		
	Description	First DVO output	DVP input/SSC2 SCL out	SSC2 SCL out		
PIO3[4]	Direction	0	0/1	0/1		
	Configuration	SYSTEM_CONFIG25[12,4]=00	In: Not required Out: SYSTEM_CONFIG25[12,4]=01	In: SYSTEM_CONFIG16[12,11]=00/01 Out: SYSTEM_CONFIG25[12,4]=10	0/01	
	Name	DVO0[1]	DVP0[9]/SSC2_MTSR	SSC2_MTSR	SSC2_MRST	
	Description	First DVO output	DVP input/SSC2 Data bit: master transmit/slave receive, full duplex	SSC2 Data bit: master transmit/slave receive, full duplex	SSC2 Data bit: master receive/slave transmit, full duplex	
PIO3[5]	Direction	0	0/1		0/1	
	Configuration	SYSTEM_CONFIG25[13,5]=00	In: Not required Out: SYSTEM_CONFIG25[13,5]=01	SYSTEM_CONFIG16[10,9]= 00	In: SYSTEM_CONFIG16[8,7]=01 Out: SYSTEM_CONFIG26[13,5]=10	·
	Name	DVO0[2]	DVP0[10]/SSC3_SCL	SSC3_SCL		-
	Description	First DVO output	DVP input/SSC3 SCL out	SSC3 SCL in/SSC3 SCL out		
PIO3[6]	Direction	0	O/I	0/1		
	Configuration	SYSTEM_CONFIG25[14,6]=00	In: Not required Out: SYSTEM_CONFIG25[14,6]=01	In: SYSTEM_CONFIG16[19,18]=00 Out: SYSTEM_CONFIG25[14,6]=10	0	

Doc ID 8265038 Rev 2

STi7197

57

ສ	
÷	
Û	
σ	
Ţ	
Ē	
0	
0	

STi7197

5	Table 1	12. PIO3 alt	Table 112. PIO3 alternate functions (continued)	nued)			
7		Config registe	Config register: SYSTEM_CONFIG25[15:0]				
	8	Config bus: Pl	Config bus: PIO3_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	BUS[7:0]			
	NId	Parameter	Alternate 1	Alternate 2	Alternate 3		Alternate 4
			DVO 1	IRB, DVP 0, SSC 2,3	IRB, SSC 2,3		AUX video timing h/v refs
		Name	DVO0[3]	DVP0[11]/SSC3_MTSR	SSC3_MTSR	SSC3_MRST	1
		Description	First DVO output	DVP input/SSC3 Data bit: master transmit/slave receive, full duplex	SSC3 Data bit: master transmit/slave receive, full duplex	SSC3 Data bit: master receive/slave transmit, full duplex	
	PI03[7]	Direction	0	0/1	_	0/1	1
Doc		Configuration	SYSTEM_CONFIG25[15,7]=00	In: Not required Out: SYSTEM_CONFIG25[15,7]=01	In: SYSTEM_CONFIG16[17,16] =00	In: SYSTEM_CONFIG16[15,14]=0 1 Out: SYSTEM_CONFIG25[15,7]=10	
ID 8265038 Rev 2							

375/410

Information classified Confidential - Do not copy (See last page for obligations)

						Alternate 4	PWM 0, USB 1,2 Power ctrl			•									
						Alternate 3	UART 2, PWM 0,1	UART2_TXD	UART	0	SYSTEM_CONFIG34[8,0]=10	UART2_RXD	UART	_	Not required	UART2_CTS	UART	_	Not required
		Φ				Alternate 2	DVP 0	DVP0[12]	DVP input	-	Not required	DVP0[13]	DVP input	_	Not required	DVP0[14]	DVP input	_	Not required
ernate functions	 PIO4 is on COMMS block. It provides: DVO0 (16-bit) DVP0 (16-bit) UART2 interface 	pulse width modulator (PWM) interface USB power control	ate functions	Config register: SYSTEM_CONFIG34[15:0]	Config bus: PIO4_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	Alternate 1	DVO 0	DVO0[4]	First DVO output	0	SYSTEM_CONFIG34[8,0]=00	DVO0[5]	First DVO output	0	SYSTEM_CONFIG34[9,1]=00	DVO0[6]	First DVO output	0	SYSTEM_CONFIG34[10,2]=00
PIO4 alternate fu	PIO4 is on COMM: DVO0 (16-bit) DVP0 (16-bit) UART2 interfa	pulse wiUSB por	PI04	Config register:	Config bus: PIO	Parameter		Name	Description	Direction	Configuration	Name	Description	Direction	Configuration	Name	Description	Direction	Configuration
21.6			Table 113.		5	PIN												104[z]	
376	/410					D	oc ID	826	503	8 R	ev 2								

Alternate functions on PIO

57

Downloaded from Arrow.com.

a
1
Ċ
Φ
σ
ų,
Ċ
0
Ú

	A	
Downloaded from	Arrow.com.	

(continued)	
functions (contin	
PIO4 alternate fu	
	;
le 113	

5	Table 113.		PIO4 alternate functions (continued)			
7		Config register	Config register: SYSTEM_CONFIG34[15:0]			
	5	Config bus: PIC	Config bus: PIO4_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	li di		
	PIN	Parameter	Alternate 1	Alternate 2	Alternate 3	Alternate 4
			DVO 0	DVP 0	UART 2, PWM 0,1	PWM 0, USB 1,2 Power ctrl
·		Name	DV00[7]	DVP0[15]	PWM_CAPTURE_IN0/UART2_RTS	
		Description	First DVO output	DVP input	PWM 0 capture input/UART	
	PIO4[3]	Direction	0	-	0/1	
		Configuration	SYSTEM_CONFIG34[11,3]=00	Not required	In: Not required Out: SYSTEM_CONFIG34[11,3]=10	
D		Name	DVO0[8]	-	PWM_OUT0	USB1_PRT_OVCUR
oc IE		Description	First DVO output		PWM 0 output	USB 1 PRT overcurrent
0 82		Direction	0		0	
6503		Configuration	SYSTEM_CONFIG34[12,4]=00	-	SYSTEM_CONFIG34[12,4]=10	SYSTEM_CONFIG4[5]=0
38 R		Name	DVO0[9]	ı	PWM_OUT1	USB1_PRT_PWR
ev 2	DIOALET	Description	First DVO output	•	PWM 1 output	USB 1 PRT power
2		Direction	0	I	0	0
		Configuration	SYSTEM_CONFIG34[13,5]=00	1	SYSTEM_CONFIG34[13,5]=10	SYSTEM_CONFIG34[13,5]=11
		Name	DVO0[10]	•	PWM_COMPARE_OUT1	USB2_PRT_OVCUR
	PIOAF61	Description	First DVO output	•	PWM 1 compare output	USB 2 PRT overcurrent
		Direction	0		0	_
		Configuration	SYSTEM_CONFIG34[14,6]=00	ı	SYSTEM_CONFIG34[14,6]=10	SYSTEM_CONFIG4[6]=0
		Name	DV00[11]	·	PWM_CAPTURE_IN1	USB2_PRT_PWR
		Description	First DVO output		PWM 1 compare output	USB 2 PRT power
		Direction	0	1	_	0
3		Configuration	SYSTEM_CONFIG34[15,7]=00		Not required	SYSTEM_CONFIG34[15,7]=11

Information classified Confidential - Do not copy (See last page for obligations)

Alternate functions on PIO

key scanner interface (KEY SCAN)

UART3 interface

•

PIO5 is on COMMS block. It provides:

DVO0

•

PIO5 alternate functions

21.7

378/410

Table 114.		PIO5 alternate functions			
	Config register	Config register: SYSTEM_CONFIG35[15:0]			
<u>6</u>	Config bus: Pl	Config bus: PIO5_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	[0:2]S		
NIA	Parameter	Alternate 1	Alternate 2	Alternate 3	Alternate 4
		DVO 0	Key SCAN I/F, UART 3	UART 3	Key scanning, Main video timing h/v refs
	Name	DVO0[12]	UART3_TXD		KEY_SCAN_OUT[0]
	Description	First DVO output	UART 3	5	Key scanning
[n]col	Direction	0	0		0
	Configuration	SYSTEM_CONFIG35[8,0]=00	SYSTEM_CONFIG35[8,0]=01		SYSTEM_CONFIG35[8,0]=11
	Name	DVO0[13]		UART3_RXD	KEY_SCAN_OUT[1]
	Description	First DVO output		UART 3	Key scanning
	Direction	0			0
	Configuration	SYSTEM_CONFIG35[9,1]=00		Not required	SYSTEM_CONFIG35[9,1]=11
	Name	DVO0[14]	UART3_RTS		KEY_SCAN_OUT[2]
OFOI	Description	First DVO output	UART 3		Key scanning
	Direction	0	0		0
	Configuration	SYSTEM CONFIG35[10,2]=00	SYSTEM_CONFIG35[10,2]=01		SYSTEM CONFIG35[10.2]=11

Doc ID 8265038 Rev 2



σ
· 🕂 .
=
Φ
σ
1
7
<u> </u>
0
Ú

_

PIO5 alternate functions (continued)	
Table 114.	

STi7197

5	Table 114.		PIO5 alternate functions (continued)	(1		
7	DIOE	Config register	Config register: SYSTEM_CONFIG35[15:0]			
	Ê	Config bus: PIC	Config bus: PIO5_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	[0:2		
	PIN	Parameter	Alternate 1	Alternate 2	Alternate 3	Alternate 4
			DVO 0	Key SCAN I/F, UART 3	UART 3	Key scanning, Main video timing h/v refs
		Name	DV00[15]		UART3_CTS	KEY_SCAN_OUT[3]
		Description	First DVO output		UART 3	Key scanning
		Direction	0			0
		Configuration	SYSTEM_CONFIG35[11,3]=00		Not required	SYSTEM_CONFIG35[11,3]=11
		Name	DV00_HSYNC	KEY_SCAN_IN[0]	1	VTG_MAIN_HS
Do		Description	First DVO output	Key scanning		VTG main
c ID	[+]COI1	Direction	0	_		0
826		Configuration	SYSTEM_CONFIG35[12,4]=00	Not required	2	SYSTEM_CONFIG35[12,4]=11
6503		Name	DV00CLK	KEY_SCAN_IN[1]		
8 Re	DIOELEI	Description	First DVO output	Key scanning		
ev 2		Direction	0			
		Configuration	SYSTEM_CONFIG35[13,5]=00	Not required		
		Name	DV00_VSYNC	KEY_SCAN_IN[2]		VTG_MAIN_VS
	DIOFIEL	Description	First DVO output	Key scanning		VTG main
		Direction	0	_		0
		Configuration	SYSTEM_CONFIG35[14,6]=00	Not required		SYSTEM_CONFIG35[14,6]=11
		Name	DVO0_DATA_EN	KEY_SCAN_IN[3]		VTG_MAIN_BOTNOTTOP
	DIOE[7]	Description	First DVO output	Key scanning		VTG main
		Direction	0	_		0
		Configuration	SYSTEM_CONFIG35[15,7]=00	Not required		SYSTEM_CONFIG35[15,7]=11

Alternate functions on PIO

379/410

g
÷
0
σ
÷
0
()
$\mathbf{}$

								Alternate 4	PCI I/F, EMI I/F	PCI_INT_FROM_DEVICE[0]	PCI device		SYSTEM_CONFIG5[27]=0	PCI_INT_FROM_DEVICE[1]	PCI device	I	Not required
								Alternate 3	PCI I/F, PCMCIA 2 I/F, Video input timing h/v refs	PCI_INT_TO_HOST	PCI host	0	SYSTEM_CONFIG36[8,0]=10		•		
		Ð			. (Alternate 2	TSIN 2	TSIN2SER/DATA[7]	TS2 input		SVSTEM_CONFIG4[10]=0	TSIN2BYTECLK	TS2 input		SYSTEM_CONFIG4[10]=0
PIO6 alternate functions	 PIO6 is on COMMS block. It provides: DVP0 (8-bit) 	third transport input (TSIN2) interface second PCMCIA interface	input VTG synchronization signals	EMI SS arbiter signals/PCI support EMI SS arbiter signals	PIO6 alternate functions	Config register: SYSTEM_CONFIG36[15:0]	Config bus: PIO6_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	Alternate 1	DVP 0, PCMCIA 2 I/F	DVP0[0]/PCMCIA2_OE	DVP input/ PCMCIA 2 I/F	I/O	ln: Not required Out: SYSTEM_CONFIG36[8,0]=00	DVP0[1]/PCMCIA2_WE	DVP input/ PCMCIA 2 I/F	0/1	In: Not required Out: SYSTEM_CONFIG36[9,1]=00
PIO6	PIO6 is ● DV	thire sec	• inpu	● ●		Config registe	Config bus: PI	Parameter		Name	Description	Direction	Configuration	Name	Description	Direction	Configuration
21.8					Table 115.	BIOG	2	NIA				PIO6[0]				PI06[1]	
380/	/410						[Doc II	D 82650)38 I	Rev	2					

57

STi7197

(מ
Ŧ	5
Ì	
(D
ζ	2
Ψ	
2	
(
()

Table 115. PIO6 alternate functions (continued)

57

90 0 0	Config registe	Config register: SYSTEM_CONFIG36[15:0]			
9014 014	Config bus: P	Config bus: PIO6_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	[[
NIA	Parameter	Alternate 1	Alternate 2	Alternate 3	Alternate 4
		DVP 0, PCMCIA 2 I/F	TSIN 2	PCI I/F, PCMCIA 2 I/F, Video input timing h/v refs	PCI I/F, EMI I/F
	Name	DVP0[2]/PCMCIA2_IORD	TSIN2BYTECLKVALID		PCI_INT_FROM_DEVICE[2]
	Description	DVP input/PCMCIA 2 i/F	TS2 input		PCI Host/device
PI06[2]	Direction	0/1			
	Configuration	In: Not required Out: SYSTEM_CONFIG36[10,2]=00	SYSTEM_CONFIG4[10]=0		Not required
	Name	DVP0[3]/PCMCIA2_IOWR	TSINZERROR		
	Description	DVP input/PCMCIA 2 I/F	TS2 input		
PI06[3]	Direction	0/1			
	Configuration	In: Not required Out: SYSTEM_CONFIG36[11,3]=00	SYSTEM_CONFIG4[10]=0		
	Name	DVP0[4]	TSIN2PACKETCLK	PCMCIA2_WAIT	
	Description	DVP input	TS2 input	PCMCIA 2 I/F	
PIO6[4]	Direction	_		_	
	Configuration	Not required	In: SYSTEM_CONFIG4[10]=0	Not required	I
	Name	DVP0[5]	TSIN2DATA[6]	PCMCIA_INT	PCI_BUS_REQ[1]
	Description	DVP input	TS2 input	PCMCIA 2 I/F	PCI Host/device
PI06[5]	Direction			_	

Doc ID 8265038 Rev 2

381/410

Not required

Not required

In: SYSTEM_CONFIG4[10]=0

Not required

Configuration

(U)
100
7
<u> </u>
()
$\overline{\mathbf{n}}$
<u>.</u>
ųΞ.
5
U.
()
$\mathbf{\nabla}$

s (continued)	
PIO6 alternate functions	
PIO6 al	
Table 115.	

382/410

aCia	Config registe	Config register: SYSTEM_CONFIG36[15:0]			
2	Config bus: P	Config bus: PIO6_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	0		
NId	Parameter	Alternate 1	Alternate 2	Alternate 3	Alternate 4
		DVP 0, PCMCIA 2 I/F	TSIN 2	PCI I/F, PCMCIA 2 I/F, Video input timing h/v refs	PCI I/F, EMI I/F
	Name	DV Po[6]	TSIN2DATA[5]	VTG_IN_HS	PCI_BUS_REQ[2]
	Description	DVP input	TS2 input	VTG input lock	PCI Host/device
PIO6[6]	Direction	_	C	_	
	Configuration	Not Required	In: SYSTEM_CONFIG4[10]=0	Not required	Not required
	Name	DVP0[7]	TSIN2DATA[4]	VTG_IN_VS	
	Description	DVP input	TS2 input	VTG	
PI06[7]	Direction		-	_	
	Configuration	Not required	In: SYSTEM_CONFIG4[10]=0	Not required	


Alternate functions on PIO

Doc ID 8265038 Rev 2



Confidential

STi7197



PCI_BUS_GNT[2]

KEY_SCAN_OUT[2]

TSIN2DATA[1]

DVP0_CLK

Name

DVP input

Description

Direction

PI07[2]

TS2 input

Key scanning

0

PCI Host/device

0

Out: SYSTEM_CONFIG37[10,2]=11

SYSTEM_CONFIG37[10,2]=10

SYSTEM_CONFIG4[10]=0

Not required

Configuration

Downloaded from Arrow.com.

383/410

м
-
—
<u> </u>
()
—
0
: -
÷
$\overline{\mathbf{a}}$
0
()
U

Alternate functions on PIO



21.10 PIO8 alternate functions

57

PIO8 is PIO1 on GPIO standalone block. It provides:

- MII and RMII interfaces
- DVO1 ALPHA coefficient output
- Note: During reset PIO8[7:0] are in input mode for mode pin capture.

Table 117. PIO8 alternate functions

0010	Config register	Config register: SYSTEM_CONFIG46[15:0]		
02	Config bus: Pl(Config bus: PIO8_ALTFOP[1:0]_MUX_SEL_BUS[7:0]		
PIN	Parameter	Alternate 1	Alternate 2	Alternate 3
		MII I/F	RMII VF, Digital video output 1	1
	Name	MII_TXD[2]	DVO1_ALPHA[0]	
	Description	MII transmit data	Second DVO/Alpha output	
	Direction	0	0	1
	Configuration	SYSTEM_CONFIG46[8,0]=00	SYSTEM_CONFIG46[8,0]=01	
	Name	MII_TXD[3]	DVO1_ALPHA[1]	1
	Description	MII transmit data	Second DVO/Alpha output	
	Direction	0	0	
	Configuration	SYSTEM_CONFIG46[9,1]=00	SYSTEM_CONFIG46[9,1]=01	
	Name	MII_TXEN	RMII_TXEN	
	Description	MII TX Enable	RMII TX Enable	
	Direction	0	0	
	Configuration	SYSTEM_CONFIG46[10,2]=00	SYSTEM_CONFIG46[10,2]=01	

Confidential				Alternate 2	RMII I/F, Digital video output 1	RMII_MDIO	RMII mgmt data	0/1	In: Not required Out: SYSTEM_CONFIG46[11,3]=01	RMII_MDC	RMII Mgmg Clock	0	SYSTEM_CONFIG46[12,4]=01	DVO1_ALPHA[2]	Second DVO/Alpha output	0	SYSTEM_CONFIG46[13,5]=01
	ntinued)	[0	:L_BUS[7:0]					5	Q				0				
	PIO8 alternate functions (continued)	Config register: SYSTEM_CONFIG46[15:0]	Config bus: PIO8_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	Alternate 1	MII I/F		MII mgmt data	0/1	In: Not required Out: SYSTEM_CONFIG46[11,3]=00	MII_MDCI/MII_MDCO	MII Mgmg Clock input/output	0/1	In: Not required Out: SYSTEM_CONFIG46[12,4]=00	MII_RXCLK	MII receive clock for RXD		Not required
		Config register:	Config bus: PIO	Parameter		Name	Description	Direction	Configuration	Name	Description	Direction	Configuration	Name	Description	Direction	Configuration
	Table 117. PIO8 Co PIN PIN Pa Na						PIO8[5] PIO8[3] PIO8[3] PIO8[3] PIO8[5] PIO8[5										
386/410								De	oc IE	0 82	65038 Re	v 2					
Downloaded from																	

.

.

-

Alternate functions on PIO

Alternate 3

•

.

RMII receive data

MII receive data

Description

_

Direction

Not required

Configuration

Not required

Configuration

MII_RXD[1]

Name

Not required

_

RMII_RXD[1]

Not required

_

RMII receive data

MII receive data

Description

PI08[6]

MII_RXD[0]

Name

RMII_RXD[0]



PI08[7]

Confidential

21.11 PIO9 alternate functions

PIO9 is PIO2 on GPIO standalone block. It provides:

- MII and RMII interfaces
- DVO1 ALPHA coefficient output
- During reset PIO9[6, 1:0] are in input mode for mode pin capture.

Note:

Table 118. PIO9 alternate functions

	aCia	Config register	Config register: SYSTEM_CONFIG47[15:0]		
	Ê.	Config bus: Pl(Config bus: PIO9_ALTFOP[1:0]_MUX_SEL_BUS[7:0]		
	NIA	Parameter	Alternate 1	Alternate 2	Alternate 3
			MII I/F	RMII VF, Digital video output 1	
Doc		Name	MII_RXD[2]	DVO1_ALPHA[3]	
ID 8		Description	MII receive data	Second DVO/Alpha output	
3265		Direction	_	0	
038		Configuration	Not required	SYSTEM_CONFIG47[8,0]=01	
Rev		Name	MII_RXD[3]	DVO1_ALPHA[4]	I
/2		Description	MII receive data	Second DVO/Alpha output	
		Direction	_	0	
		Configuration	Not required	SYSTEM_CONFIG47[9,1]=01	
		Name	MII_TXCLK	DVO1_ALPHA[5]	
		Description	MII Transmit clock for TXD	Second DVO/Alpha output	
	[] 2001 -	Direction	_	0	-
		Configuration	Not required	SYSTEM_CONFIG47[10,2]=01	
		Name	MII_COL	DVO1_ALPHA[6]	
		Description	MII collision detected	Second DVO/Alpha output	-
		Direction	_	0	
387		Configuration	Not required	SYSTEM_CONFIG47[11,3]=01	

ປ
÷
Ū
σ
Ψ
0
0

	Tab	ЫС	ЫЧ	
	388/	410		
Downloaded from	Arrow	com		
Downloaded from	AITOW.			

_
(continued)
functions
alternate
PI09
e 118.
able

Alternate functions on PIO

OCIA	Config register:	Config register: SYSTEM_CONFIG47[15:0]		
ÔL	Config bus: PIO	Config bus: PIO9_ALTFOP[1:0]_MUX_SEL_BUS[7:0]		
NIA	Parameter	Alternate 1	Alternate 2	Alternate 3
		MII I/F	RMII I/F, Digital video output 1	
	Name	MIL_CRS	DVO1_ALPHA[7]	
	Description	MII carrier sense detected	Second DVO/Alpha output	
гЮ8[4]	Direction		0	
	Configuration	Not required	SYSTEM_CONFIG47[12,4]=01	
	Name	MII_PHYCLK	RMII_REFCLK	
	Description	Clock to PHY	RMII REF CLOCK	
PIO9[5]	Direction	0	I/O	
	Configuration	SYSTEM_CONFIG47[13,5]=00	In: Not required Out: SYSTEM_CONFIG47[13,5]=01	
	Name	MIL_MDINT	RMII_MDINT	
	Description	Mgmt data interrupt	RMII Mgmt data interrupt	
	Direction	_		
	Configuration	Not required	Not required	
	Name	HDMI_PLUGIN/MDO_EN	1	
	Description	HDMI, MDO	·	
PI09[7]	Direction	1/O		
	Configuration	In: Not required Out: SYSTEM_CONFIG47[15,7]=00	·	·

Doc ID 8265038 Rev 2

STi7197



Confidential

57

PIO10 is PIO3 on GPIO standalone block. It provides:

- multichannel digital audio PCM output (AUDDIG1PCMOUT)
 - audio S/PDIF output S/PDIF

•

stereo digital Audio PCM input (AUDDIG)

Table 119. PIO10 alternate functions

			Alternate 3	1	1	1	1	I	ı	1	1	1	1	1	1	1	8			1
			Alternate 2				2			2				I						1
	C	5	5	Digital audio output 0, SPDIF I/F, Audio digital input 0	ATAO				ATA 1				CM_OUT_DATA2				LKIN/CLK			
lable 119. PI010 alternate tunctions	Not required	t required	Alternate 1	Digital audio output	AUDDIG0_PCM_OUT_DATA0	PCMOUT 0 - data 0	0	Not required	AUDDIG0_PCM_OUT_DATA1	PCMOUT 0 - data 1	0	Not required	PCI_IDSEL/AUDDIG0_PCM_OUT_DATA2	PCI, PCMOUT 0 - data 2	0/1	Not required	AUDDIG0_PCM_OUT_CLKIN/CLK	PCMOUT 0 - clock	O/I	Not required
. PIO10 altei	Config register: Not required	Config bus: Not required	Parameter		Name	Description	Direction	Configuration	Name	Description	Direction	Configuration	Name	Description	Direction	Configuration	Name	Description	Direction	Configuration
lable 119	01010		NId															PIO10[3]		
					Doc	c ID	826	5038	3 Re	ev 2										38

Γ

g	
÷	
0	
σ	
Ψ	
Ň	
U	

Downloaded from	Arrow.com.

390/410

	Table 119.		PIO10 alternate functions (continued)		
2/440	01010	Config register: Not required	: Not required		
		Config bus: Not required	t required		
	NId	Parameter	Alternate 1	Alternate 2	Alternate 3
-			Digital audio output 0, SPDIF I/F, Audio digital input 0		
		Name	AUDDIG0_PCM_OUT_LRCLK		
		Description	PCMOUT0 - LRCLK	1	
		Direction	0		
		Configuration	Not required		
		Name	AUDDIG0_PCM_OUT_SCLK		
_	DIO10[E]	Description	PCMOUT0 - SCLK		
_		Direction	0	2	
		Configuration	Not required		
005		Name	AUD_SPDIF_OUT		
	PIO10[6]	Description	SPDIF out		
_		Direction	0		
_		Configuration	Not required	2	
		Name	AUDDIG0_PCM_DATAIN/AUDDIG1_PCM_OUT_DATA0		
		Description	PCMIN0/PCMOUT1 - data		
		Direction	0/1		
		Configuration	Not required		

Doc ID 8265038 Rev 2

Alternate functions on PIO

Confidential

57

PIO11 is PIO4 on GPIO standalone block. It provides:

stereo digital audio PCM input (AUD0PCMIN)

•

- stereo digital audio PCM output (AUD1PCMOUT)
- PIO11 alternate function is controlled by SYS_CFG5[29]

Note:

Table 120. PIO11 alternate functions

		Alternate 3																	
		Alterr																	
		Alternate 2	Genlock			2			2		•								
		4			7	• •	•	•	•	•	•	•	•	•	•	•	•	1	1
Config register: Not required	ot required	Alternate 1	Digital audio input 0		PCMIN0 - SCLK/PCMOUT1 - LRCLK	O/I	Not required	AUDDIG0_PCM_LRCLKIN/AUDDIG1_PCM_OUT_SCLK	PCMIN0 - LRCLK/PCMOUT1 - SCLK	Q/I	Not required								1
Config registe	Config bus: Not required	Parameter		Name	Description	Direction	Configuration	Name	Description	Direction	Configuration	Name	Description	Direction	Configuration	Name	Description	Direction	Configuration
		NId					·								-		DO11[3]		
				Doc	ID 8	3265	6038	Rev	/ 2										391

392/410

Table 12	0. PIO11 alter	Table 120. PIO11 alternate functions (continued)		
	Config register: Not required	: Not required		
	Config bus: Not required	t required		
PIN	Parameter	Alternate 1	Alternate 2	Alternate 3
		Digital audio input 0	Genlock	
	Name			I
	Description			I
	Direction			1
	Configuration	Ċ		•
	Name		PIXCLK_FROM_PAD	•
DIO11[6]	Description		Genlock	
2	Direction			ı
	Configuration		Not required	•
	Name		VSYNC_FROM_PAD	•
DIO11[6]	Description		Genlock	
	Direction			•
	Configuration		Not required	1
	Name		HSYNC_FROM_PAD	•
DIO11[7]	Description		Genlock	•
	Direction			•
	Configuration		Not required	

Doc ID 8265038 Rev 2



Confidential

STi7197

57	21.14	PI012	PIO12 alternate functions	stions				
		HOT2 IS I Secol Trans SSC2	IZ IS PIU5 on GPIU stand second transport input (T transport output (TSOUT) SSC2 interface with I2C F	 PIUTZ IS PIU5 on GPIU standalone block. It provides: second transport input (TSIN1) transport output (TSOUT) SSC2 interface with I2C half-duplex modes selectable 	ole			
		● UAR ● USB	UART2 interface USB1 power control					
	Table 121.	• PIO1	 Tourth transport input (1 SiN3) (Serial Only) PIO12 alternate functions 	IN:3) (serial only)				
		Config registe	48	[0:23:0]				
[Config bus: P	Config bus: PIO12_ALTFOP[2:0]_MUX_SEL_BUS[7:0]	(-SEL_BUS[7:0]	<i>i</i> •			
Doc II	NId	Parameter	Alternate 1	Alternate 2	Alternate 3		Alternate 4	Alternate 5
D 826			TSIN 1	TSOUT	SSC 2, USB 1 power ctrl	wer ctrl	TSIN3, UART2, SSC2	UART2
6503		Name	TSIN1SER/DATA[7]	TSOUTSER/DATA[7]	SSC2_SCL		SSC2_SCL	UART2_TXD
8 R		Description	TS1 input	TS output	SSC2 serial clock in/out	/out	SSC2 serial clock out	UART
ev 2	PI012[0]	Direction	_	0	0/1		0	0
		Configuration	SYSTEM_CONFIG4[9]=0	SYSTEM_CONFIG48[16,8,0]=001	In: SYSTEM_CONFIG16[12,11]=10 Out: SYSTEM_CONFIG48[16,8,0]=010	l6[12,11]=10 ₽8[16,8,0]=010	SYSTEM_CONFIG48[16,8,0] =011	SYSTEM_CONFIG48[16,8,0]= 100
		Name	TSIN1BYTECLK	TSOUTBYTECLK	SSC2_MTSR	SSC2_MRST	UART2_RXD	1
		Description	TS1 input	TS output	SSC2 Data bit: master transmit/slave receive, full duplex	SSC2 Data bit: master receive/slave transmit, full duplex	ИАRT	
	PI012[1]	Direction	_	O/I	0/1	_		
393/4		Configuration	SYSTEM_CONFIG4[9]=0	ln: Not required Out: SYSTEM_CONFIG48[17,9,1]=001	In: SYSTEM_CONFI G16[10,9]=01 Out: SYSTEM_CONFI G48[17,9,1]=010	SYSTEM_CONFI G16[8,7]≡10	Not required	

Downloaded from Arrow.com.

393/410

ື
100
-
Û
σ
127
-
0
Ũ
_

	Tab	DIG	NId	
	394/	/410		
Downloaded from	Arrow	.com.		

μ	Table 121.		PIO12 alternate functions (continued)	ontinued)			
	DIO10	Config registe	Config register: SYSTEM_CONFIG48[23:0]	23:0]			
_	201	Config bus: PI	Config bus: PIO12_ALTFOP[2:0]_MUX_SEL_BUS[7:0]	(_SEL_BUS[7:0]			
	PIN	Parameter	Alternate 1	Alternate 2	Alternate 3	Alternate 4	Alternate 5
I			TSIN 1	TSOUT	SSC 2, USB 1 power ctrl	TSIN3, UART2, SSC2	UART2
I		Name	TSIN1BYECLKVALID	TSOUTBYTECLKVALID		UART2_CTS	I
		Description	TS1 input	TS output		UART	I
-		Direction	_	0		_	I
		Configuration	SYSTEM_CONFIG4[9]=0	SYSTEM_CONFIG48[18,10,2]=001	•	Not required	I
I		Name	TSIN1ERROR	TSOUTERROR			UART2_RTS
		Description	TS1 input	TS output			UART
-	PI012[3]	Direction	_	0			0
		Configuration	SYSTEM_CONFIG4[9]=0	SYSTEM_CONFIG48[19,11,3]=001			SYSTEM_CONFIG48[19,11,3] =100
I		Name	TSIN1PACKETCLK	TSOUTPACKETCLK			1
		Description	TS1 input	TS output			I
		Direction	_	0	· · ·		1
		Configuration	SYSTEM_CONFIG4[9]=0	SYSTEM_CONFIG48[20,12,4]=001			I
L		Name	TSIN1DATA[6]	TSOUTDATA[6]	USB1_PRT_OVCUR	TSIN3SER/DATA[7]	•
		Description	TS1 input	TS output	USB 1 PRT overcurrent	TS3 input	ı
		Direction		0			•
		Configuration	SYSTEM_CONFIG4[9]=0	SYSTEM_CONFIG48[21,13,5]=001	SYSTEM_CONFIG4[5]=1	Not required	
		Name	TSIN1DATA[5]	TSOUTDATA[5]	USB1_PRT_PWR	TSIN3BYTECLK	
-	PIO10[6]	Description	TS1 input	TS output	USB 1 PRT power	TS3 input	•
	01210	Direction	_	0	0	_	ı
]		Configuration	SYSTEM_CONFIG4[9]=0	SYSTEM_CONFIG48[22,14,6]=001	SYSTEM_CONFIG48[22,14,6]=010	Not required	

Doc ID 8265038 Rev 2

Alternate functions on PIO

F

57

g	
÷	
Ĺ	
Û	
σ	
Ψ	
2	
0	
Ű	


STi7197

		Conrig register: SYSTEM_CONFIG48[23:0]	23:0]			
N	Config bus: P	Config bus: PIO12_ALTFOP[2:0]_MUX	(_SEL_BUS[7:0]			
	Parameter	Alternate 1	Alternate 2	Alternate 3	Alternate 4	Alternate 5
		TSIN 1	TSOUT	SSC 2, USB 1 power ctrl	TSIN3, UART2, SSC2	UART2
	Name	TSIN1DATA[4]	TSOUTDATA[4]		TSIN3BYTECLKVALID	,
	Description	TS1 input	TS output	1	TS3 input	,
וחובוין	Direction	_	0		_	,
	Configuration	SYSTEM_CONFIG4[9]=0	SYSTEM_CONFIG48[23,15,7]=001		Not required	
					$\overline{\sigma}$	

395/410

Downloaded from Arrow.com.

Alternate functions on PIO



57

(D)	
T	
Û	
σ	
ч-	
0	
Ú	

_

STi7197

								9[18,10,2]				9[19,11,3]				
			Alternate 5	PWM 0,1, SSC3	SSC3_SCL	SSC3 output	0	SYSTEM_CONFIG49[18,10,2] =100	SSC3_MTSR		0	SYSTEM_CONFIG49[19,11,3] =100	I	I	I	
			Alternate 4	TSIN 3, PWM 0,1	SSC3_SCL	SSC3 output	0	SYSTEM_CONFIG49[18,10,2]=01 1	SSC3_MTSR	SSC3 Data bit: master receive/slave transmit, full duplex	0	SY STEM_CONFIG49[19,11,3]=01				
			Alternate 3	TSOUT, SSC 3	SSC3_SCL/TSOUTDATA[1]	SSC3 input/TS output	0/1	In: Not required Out: SYSTEM_CONFIG49[18,10,2]=01	SSC3_MTSR/SSC3_MRST/TSOU	SSC3 Data bit: master transmit/slave receive, full duplex/TS output		In: SYSTEM_CONFIG16[17,16]=01, SYSTEM_CONFIG16[15,14]=10 Out: SYSTEM_CONFIG49[19,11,3]=01 0	SSC2_SCL	SSC2 serial clock out	0	SYSTEM_CONFIG49[20,12,4]=01
continued)	9[23:0]	JX_SEL_BUS[7:0]	Alternate 2	TSOUT, SSC 2,3	TSOUTDATA[1]	TS output	0	SYSTEM_CONFIG49[18,10,2]=001	TSOUTDATA[0]	TS output	0	SYSTEM_CONFIG49[19,11,3]=001	SSC2_SCL	SSC2 serial clock in/out	0/1	In: SYSTEM_CONFIG16[12,11]=11
PIO13 alternate functions (col	Config register: SYSTEM_CONFIG49[23	Config bus: PIO13_ALTFOP[2:0]_MUX_	Alternate 1	TSIN 0,1	TSIN1DATA[1]	TS1 input	_	Not required	TSIN1DATA[0]	TS1 input	_	Not required	TSIN0SER/DATA[7]	TS0 input	_	
	Config register:	Config bus: PIC	Parameter		Name	Description	Direction	Configuration	Name	Description	Direction	Configuration	Name	Description	Direction	
Table 122.	BI013	202	NIA				PIO13[2]				PIO13[3]				PIO13[4]	
5	7								Doc I	D 82650	038	Rev 2				

Information classified Confidential - Do not copy (See last page for obligations)

Downloaded from Arrow.com.

397/410

ຕ
Ŧ
0
σ
f
2
X
U

	Table 122	2. PIO13 alte	Table 122. PIO13 alternate functions (continued)	continued)				
8/410		Config register.	Config register: SYSTEM_CONFIG49[23:0]	9[23:0]				
		Config bus: PIC	Config bus: PIO13_ALTFOP[2:0]_MUX_SEL_BUS[7:0]	0:7]SUB_BUS[7:0	-			
	PIN	Parameter	Alternate 1	Alternate 2		Alternate 3	Alternate 4	Alternate 5
			TSIN 0,1	TSOUT, SSC 2,3		TSOUT, SSC 3	TSIN 3, PWM 0,1	PWM 0,1, SSC3
		Name	TSINOBYTECLK	SSC2_MTSR	SSC2_MRST	SSC2_MRST		
		Description	TS input	SSC2 Data bit: master transmit/slave receive, full duplex	SSC2 Data bit: master receive/slave transmit, full duplex			
	PIO13[5]	Direction	0/1	0/1		0		1
Doc ID 82		Configuration	In: Not required Out: SYSTEM_CONFIG49[21,13,5]=000	In SYSTEM_CONFI G16[10,9]=10/11 Out: SYSTEM_CONFI G49[21,13,5]=001	SYSTEM_CONFI G16[8,7]=11	SYSTEM_CONFIG49[21,13,5]=01		
		Name	TSIN0BYTECLKVALID	SSC3 [_] SCL		ssc3_scl	•	1
		Description	TS0 input	SSC3 serial clock in/out		SSC3 serial clock out		
	PIO13[6]	Direction	_	O/I		0		•
		Configuration	Not required	In: SYSTEM_CONFI G16[19,18]=10/11 Out: SYSTEM_CONFI G49[22,14,6]=001		SYSTEM_CONFIG49[22,14,6]=01 0		





σ	
÷	
0	
Õ	
Ē	
Ċ	
ō	
Ŏ	

Cor PIO13	Config registe	Config register: SYSTEM_CONFIC	FIG49[23:0]				
2	Config bus: P	Config bus: PIO13_ALTFOP[2:0]_MUX_SEL_BUS[7:0]	MUX_SEL_BUS[7:	0]			
NId	Parameter	Alternate 1	Alternate 2		Alternate 3	Alternate 4	Alternate 5
		TSIN 0,1	TSOUT, SSC 2,3	3	TSOUT, SSC 3	TSIN 3, PWM 0,1	PWM 0,1, SSC3
	Name	TSINOERROR	SSC3_MTSR	SSC3_MRST	SSC3_MRST		
	Description	TS0 input	SSC3 Data bit: master transmit/slave receive, full duplex	SSC3 Data bit: master receive/slave transmit, full duplex	SSC3 Data bit: master receive/stave transmit, full duplex		
PIO13[7]	Direction	_	0/1		0		
	Configuration	Not required	In: SYSTEM_CONFI G16[17,16]=10/11 Out: SYSTEM_CONFI G49[23,15,7]=001	SYSTEM_CONFI G16[15,14]=11	SYSTEM_CONFIG49[23,15,7]=01		1
						.0	

	_	
	0)	
	_	
	_	
	2	
	W	
	_	
	σ	
	_	
L	<u> </u>	
1	· ·	
	-	
	0	
(
1		

400/410

PIO14 is PIO7 on GPIO standalone block. It provides:

- •
- TSIN0 TSIN2 (serial only)

USB2 power control

ġ 5 2 È

Table 123.	3. PIO14 altern	rnate functions		
	Config register: Not required	: Not required		
	Config bus: Not required	t required		
NId	Parameter	Alternate 1	Alternate 2	Alternate 3
		TSIN 0	TSIN 2, USB 2 power ctrl	
	Name	TSIN0PACKETCLK		
[0] 4 I 0]	Description	TS 0 input		
	Direction	_	2	
	Configuration	Not required		1
	Name	TSINODATA[6]	TSIN2SER/DATA[7]	1
	Description	TS 0 input	TS 2 input	
	Direction	_		
	Configuration	Not required	SYSTEM_CONFIG4[10]=1	1
	Name	TSIN0DATA[5]	TSIN2BYTECLK	
	Description	TS 0 input	TS 2 input	
PI014[2]	Direction	_	_	1
	Configuration	Not required	In: SYSTEM_CONFIG4[10]=1	ı
	Name	TSINODATA[4]	TSIN2BYTECLKVALID	1
PIO14[3]	Description	TS 0 input	TS 2 input	
	Direction	_		

Doc ID 8265038 Rev 2

SYSTEM_CONFIG4[10]=1

Not required

Configuration



Confidential

lable 123	. PI014 alter	lable 123. PI014 alternate functions (continued)		
0101	Config register: Not required	: Not required		
	Config bus: Not	Not required		
PIN	Parameter	Alternate 1	Alternate 2	Alternate 3
		TSIN 0	TSIN 2, USB 2 power ctrl	•
	Name	TSINODATA[3]	TSIN2ERROR	
	Description	TS 0 input	TS 2 input	I
101 14	Direction			I
	Configuration	Not required	SYSTEM_CONFIG4[10]=1	•
	Name	TSIN0DATA[2]	TSIN2PACKETCLK	ı
	Description	TS 0 input	TS 2 input	1
	Direction	-	2	I
	Configuration	Not required	SYSTEM_CONFIG4[10]=1	I
	Name	TSINODATA[1]	USB2_PRT_OVCUR	•
	Description	TS 0 input	USB2 PRT overcurrent	•
	Direction	_		•
	Configuration	Not required	SYSTEM_CONFIG4[10]=1	I
	Name	TSINODATA[0]	USB2_PRT_PWR	•
DIO14[7]	Description	TS 0 input	USB2 PRT power	•
	Direction		0	
	Configuration	Not required	Not required	•

Table 123. PIO14 alternate functions (continued)

Downloaded from Arrow.com.

402/410

PIO15 is PIO8 on GPIO standalone block. It provides:

- •
- SPI boot interface EMI SS arbiter signals/PCI support PCI interface

Alternate functions on PIO

Γ

Table 124.		PIO15 alternate functions			
BIOIE	Config register	Config register: SYSTEM_CONFIG50[15:0]			
	Config bus: PIC	Config bus: PIO15_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	lo:/lsn		
PIN	Parameter	Alternate 1	Alternate 2	Alternate 3	Alternate 4
		Serial peripheral I/F	Transport stream input 1	PCI VF, EMI VF	
	Name	SPIBOOT_CLOCK	TSIN1PACKETCLK		
	Description	SPI	TS1 input		
	Direction	0	_	2	
	Configuration	SYSTEM_CONFIG50[8,0]=00	SYSTEM_CONFIG4[9]=1	, C	
	Name	SPIBOOT_DATA_OUT	TSIN1BYTECLK		
	Description	SPI	TS1 input		
	Direction	0	_		
	Configuration	SYSTEM_CONFIG50[9,1]=00	SYSTEM_CONFIG4[9]=1		
	Name	SPIBOOT_CS	TSIN1BYTECLKVALID	EMI_SS_BUS_FREE_ACCESSPEND/EMI_SS_BU S_FREE_OUT	EMI_SS_BUS_FREE_OUT
	Description	SPI	TS1 input	EMI I/F	EMI I/F
PIO15[2]	Direction	0	_	0/I	0
	Configuration	SYSTEM_CONFIG50[10,2]=00	SYSTEM_CONFIG4[9]=1	In: Not required Out: SYSTEM_CONFIG50[10,2]=10	SYSTEM_CONFIG50[10,2]=11

Doc ID 8265038 Rev 2



a
Ξ.
-
0
σ
ч-
0
Ŭ

PI015	Config register	Config register: SYSTEM_CONFIG50[15:0]			
	Config bus: PIC	Config bus: PIO15_ALTFOP[1:0]_MUX_SEL_BUS[7:0]	[0:2]S		
	Parameter	Alternate 1	Alternate 2	Alternate 3	Alternate 4
		Serial peripheral I/F	Transport stream input 1	PCI I/F, EMI I/F	
	Name	SPIBOOT_DATA_IN	TSIN1ERROR	PCI_INT_FROM_DEVICE[0]/PCI_INT_TO_HOST	PCI_INT_TO_HOST
	Description	SPI	TS1 input	PCI host/device	PCI Host
PIO15[3]	Direction			QI	0
	Configuration	Not required	SYSTEM_CONFIG4[9]=1	In: SYSTEM_CONFIG5[27]=1 Out: SYSTEM_CONFIG50[11,3]=10	SYSTEM_CONFIG50[11,3]=11
	Name	ı	TSIN1 SER/DATA[7]	PCI_SYSTEM_ERROR	PCI_SYSTEM_ERROR
	Description	1	TS1 input	PCI Host/device	PCI Host/device
PIO15[4]	Direction		_	OI	0
	Configuration		SYSTEM_CONFIG4[9]=1	In: Not required Out: SYSTEM_CONFIGS0[12,4]≐10	SYSTEM_CONFIG50[12,4]=11
	Name	1			•
DIO16[6]	Description	ı		PCI Host/device	
$\overline{\mathbf{n}}$	Direction	I			
	Configuration	1		SYSTEM_CONFIG5[25]=1	•
	Name	I		PCI_PME_IN	
DIO16[6]	Description	I		PCI Host/device	
	Direction	I			
	Configuration	1	1	Not required	
	Name	ı		PCI_RESETN_FROM_HOST_TO_DEVICE	
DIO16[7]	Description	1		PCI Host/device	•
[,]	Direction	1	-		•
	Configuration	-	-	Not required	-

21.18 PIO16 alternate functions

PIO16 is PIO9 on GPIO standalone block. It provides:

- MPEG recovered clock
- Note: During reset PIO16[6:0] is in input mode for mode pin capture.

Table 125. PIO16 alternate functions

	Config register:	fig register: Not required	
PI016	Config bus: Not required	required	
		Alternate 1	Alternate 2
	Name	RESERVED	RESERVED
PIO16[0]	Description	RESERVED	RESERVED
	Direction	RESERVED	RESERVED
	Configuration	RESERVED	RESERVED
	Name	RESERVED	RESERVED
DIO16[1]	Description	RESERVED	RESERVED
	Direction	RESERVED	RESERVED
	Configuration	RESERVED	RESERVED
	Name	RESERVED	RESERVED
	Description	RESERVED	RESERVED
	Direction	RESERVED	RESERVED
	Configuration	RESERVED	RESERVED
	Name	RESERVED	RESERVED
DIO16[3]	Description	RESERVED	RESERVED
	Direction	RESERVED	RESERVED
	Configuration	RESERVED	RESERVED
	Name	RESERVED	RESERVED
DIO16[A]	Description	RESERVED	RESERVED
	Direction	RESERVED	RESERVED
	Configuration	RESERVED	RESERVED



៧
÷Ξ.
7
Ο
÷
ō
X

(continued)	
functions (
alternate 1	
. PI016	
able 125.	

STi7197

			Alternate 2	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED		2			
Table 125. PIO16 alternate functions (continued)	r: Not required	ot required	Alternate 1	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	MPEG_RECOVERY_CLOCK	MPEG recovered clock	0	Not required	
PIO16 alte	Config register: Not required	Config bus: Not required		Name	Description	Direction	Configuration	Name	Description	Direction	Configuration	Name	Description	Direction	Configuration	
Table 125.		PIO16			DIO16[6]				PIO16[6]	1			PIO16[7]			

405/410



22 Licenses

Supply of this product does not convey a license under the relevant intellectual property of the companies mentioned in this chapter nor imply any right to use this intellectual property in any finished end-user or ready to use final product. An independent license for such use is required and can be obtained by contacting the company or companies concerned.

Once the license is obtained, a copy must be sent to STMicroelectronics.

The details of all the features requiring licenses are not provided within the datasheet and register manual. They are provided only after a copy of the license has been received by STMicroelectronics.

The features requiring licenses include:

CSS

CSS DVD Copy Protection is intellectual property of Matsushita Electronics Industrial Co. The CSS DVD Copy Protection license allows the use of the CSS decryption cell embedded in the STi7197.

For all details, contact Matsushita at: Matsushita Electronics Industrial Co. LTD, CSS Interim License Organization, 1006 Kadoma, Kadoma-Shi, Osaka 571-8503 JAPAN

Dolby[®] Digital EX, Pro Logic[®] II, MLP Lossless[™]

Dolby Digital, Pro Logic and MLP Lossless are intellectual properties of Dolby Labs. The Dolby Digital, Pro Logic or MLP Lossless license allows the use of the corresponding decoder embedded in the STi7197.

Two types of license exist: S license must be obtained for samples (up to 25 units). P license must be obtained for production.

For all details, contact Dolby Labs at: Dolby Labs, 100 Potrero Avenue, San Francisco, CA 94103, USA

Rovi™

Compliant Devices can only be sold or distributed to Authorized Buyers.

In the event that the Rovi variant of this Device is supplied, attention is drawn to the following notice:

This device is protected by U.S. patent numbers 6,516,132; 5,583,936; 6,836,549; and 7,050,698 and other intellectual property rights. The use of Rovi Corporation's copy protection technology in the device must be authorized by Rovi Corporation and is intended for home and other limited pay-per-view uses only, unless otherwise authorized in writing by Rovi Corporation. Reverse engineering or disassembly is prohibited.



Dwight Cavendish

The STi7197 is enabled with the Dwight Cavendish copy protection process. Activation of the Dwight Cavendish copy protection is subject to Dwight Cavendish Intellectual Property Rights and is not permitted otherwise than with an express written licence from Dwight Cavendish.

For more details, click www.dwightcav.com

TruSurround XT[™], CircleSurround[™] II

The CircleSurround II, TruSurround XT and SRS technology rights incorporated in this chip are owned by SRS Labs, a U.S. corporation and licensed to ST Microelectronics. Purchasers of this chip, who use the SRS technology incorporated herein, must sign a license for use of the chip and display of the SRS trademarks. Any product using the SRS technology incorporated in this chip must be sent to SRS Labs for review. Circle Surround II, TruSurround XT and SRS are protected under U.S. and foreign patents issued and/or pending.

Neither the purchase of this chip, nor the corresponding sale of audio enhancement equipment conveys the right to sell commercialized recordings made with any SRS technology. SRS requires all set makers to comply with all rules and regulations as outlined in the SRS Trademark Usage Manual.

For all details, contact SRS Labs at: SRS Labs Inc., 2909 Daimler Street, Santa Ana, CA 92705 USA

DTS[®] (ES, 96/24, Neo)

DTS ES, DTS 96/24 and DTS Neo are intellectual properties of Digital Theater Systems Inc. The DTS licenses allow the use of the corresponding decoder executed in the STi7197.

For all details, contact Digital Theater Systems Inc at: DTS, 5171 Clareton Drive, Agoura Hills, CA 91301, USA

CPRM/CPPM

CPRM/CPPM technology is intellectual property of 4C Entity. The CPRM/CPPM license allows the use of the CPRM/CPPM technology embedded in the STi7197.

For all details, contact 4C Entity at: 4C Entity, LLC, 225 B Cochrane Circle, Morgan Hill, CA 95037, USA

Windows Media[®] (audio [WMA] and video [WMV])

Windows Media is intellectual property of Microsoft Corporation. The Windows Media license allows the use of the Windows Media audio and video decoders executed in the STi7197.

For all details, contact Microsoft at: Microsoft Corporation, One Microsoft Way, Redmond, WA 98052-6399, USA



USB (Universal Serial Bus)

USB is intellectual property of USB-IF. The USB license gives the right to display the certified USB logo with a product when the product has passed USB-IF compliance testing for product quality.

For all details, contact USB-IF:

USB Implementers Forum, Inc., 5440 SW Westgate Drive, Suite 217, Portland, OR 97221, USA

HDMI[™] (High-definition multimedia interface[™])

HDMI and High-definition multimedia interface are intellectual properties of HDMI Licensing, LLC. The HDMI license allows the use of HDMI in the STi7197.

For all details, contact HDMI Licensing, LLC at: 1060 E. Arques Avenue, Suite 100, Sunnyvale, CA 94085, USA

HDCP

HDCP is an intellectual property of Digital Content Protection, LLC. The HDCP license allows the use of HDCP in the STi7197.

For all details, contact Digital Content Protection, LLC at: C/O Intel Corporation, Stephen Balogh, JF2-55, 2111 NE 25th Ave, Hillsboro, OR 97124

AACS

AACS is an intellectual property of Koninklijke Philips Electronics N.V.

For all details, contact AACS LA, LLC at: c/o AACS Administration, 5440 SW Westgate Drive, Suite 217, Portland, Oregon 97221

AAC

AAC is an intellectual property of Fraunhofer Institut Integrierte Schaltungen. For all details, contact Fraunhofer Institute IIS, Am Wolfsmantel 33, 91058 Erlangen, Germany.



Confidential

STi7197

Table 126.	Document revision history
------------	---------------------------

Date	Revision	n Changes							
3-Aug-2010	А	Initial release.							
		- Updated Section 2.8: Audio/video outputs on page 12 regarding HDM							
		- Added Section 2.13: HDMI interface on page 14.							
		- Updated equation in <i>Section 13.4.3: Clock frequency change on page 254.</i>							
		- Updated <i>Figure 4: Transport subsystem block diagram on page 18</i> for TSOUT.							
		 Updated the ESD values. Updated the VDD3V3_{max} minimum and maximum voltages to -0.5 V and 4.0 V, respectively, in <i>Table 73 on</i> <i>page 342</i>. 							
26-Jul-2011		- Updated the operating condition values in <i>Table 74 on page 342</i> .							
		 Updated frequency in extended operating mode to 600 MHz and DMIPS to 1100 on page 13. 							
	2	- Updated the MII interface pin names in <i>Table 24: MII interface pin mapping on page 182</i> .							
		- Updated the RMII interface pin names in <i>Table 25: RMII interface pin mapping on page 183</i> .							
		- Updated the MII and RMII interface names in <i>Table 39: STi7197</i> Ethernet muxing details (in standard mode) on page 204.							
		- Updated the MII and RMII interface names in <i>Table 70: Mode pins</i> mapping on page 262.							
		- Updated the MII and RMII interface pin names in Chapter 21: Alternat functions on PIO on page 364.							
		– Added Chapter 5: Ordering information on page 37.							
	0	- Updated AK16, AK17, AM16 and AL16 pin names in <i>Figure 15</i> and <i>Figure 16</i> , Table 5 on <i>page 151</i> and <i>page 152</i> , and Table 14 on <i>page 169</i> .							

CONFIDENTIALITY OBLIGATIONS:

This document contains sensitive information. Its distribution is subject to the signature of a Non-Disclosure Agreement (NDA). It is classified "**CONFIDENTIAL**".

At all times you should comply with the following security rules (Refer to NDA for detailed obligations):

Do not copy or reproduce all or part of this document Keep this document locked away

Further copies can be provided on a "need to know basis", please contact your local ST sales office.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Doc ID 8265038 Rev 2

