



## N-Channel 30-V (D-S) MOSFET

### CHARACTERISTICS


- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the  $-55$  to  $125^{\circ}\text{C}$  Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

### DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the  $-55$  to  $125^{\circ}\text{C}$  temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

# SPICE Device Model SUR50N03-09P

Vishay Siliconix



SPECIFICATIONS ( $T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
<b>Static</b>					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1.5		V
On-State Drain Current <sup>b</sup>	$I_{D(on)}$	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	575		A
Drain-Source On-State Resistance <sup>b</sup>	$r_{DS(on)}$	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	0.0073	0.0076	$\Omega$
		$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}, T_J = 125^\circ\text{C}$	0.011		
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	0.012	0.0115	
Forward Voltage <sup>b</sup>	$V_{SD}$	$I_S = 50 \text{ A}, V_{GS} = 0 \text{ V}$	0.91	1.2	V
<b>Dynamic<sup>a</sup></b>					
Input Capacitance	$C_{iss}$	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$	2151	2200	$\text{pF}$
Output Capacitance	$C_{oss}$		436	410	
Reverse Transfer Capacitance	$C_{rss}$		123	180	
Total Gate Charge <sup>c</sup>	$Q_g$	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 50 \text{ A}$	15	11	$\text{nC}$
Gate-Source Charge <sup>c</sup>	$Q_{gs}$		7.5	7.5	
Gate-Drain Charge <sup>c</sup>	$Q_{gd}$		5	5	
Turn-On Delay Time <sup>c</sup>	$t_{d(on)}$	$V_{DD} = 15 \text{ V}, R_L = 0.30 \Omega$ $I_D \cong 50 \text{ A}, V_{GEN} = 10 \text{ V}, R_G = 2.5 \Omega$	9	9	$\text{ns}$
Rise Time <sup>c</sup>	$t_r$		12	80	
Turn-Off Delay Time <sup>c</sup>	$t_{d(off)}$		25	22	
Fall Time <sup>c</sup>	$t_f$		32	8	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = 50 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$	31	35	

**Notes**







- a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .
- c. Independent of operating temperature.



# SPICE Device Model SUR50N03-09P

Vishay Siliconix

COMPARISON OF MODEL WITH MEASURED DATA ( $T_J=25^\circ\text{C}$  UNLESS OTHERWISE NOTED)



Note: Dots and squares represent measured data.