

## 4A, 650V N-CHANNEL MOSFET


### GENERAL DESCRIPTION

SVD4N65T/F is an N-channel enhancement mode power MOS field effect transistor which is produced using Silan proprietary S-Rin™ structure DMOS technology. The improved planar stripe cell and the improved guarding ring terminal have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

These devices are widely used in AC-DC power suppliers, DC-DC converters and H-bridge PWM motor drivers.

### FEATURES

- \* 4A,650V, $R_{DS(on)}$  (typ) =2.3 $\Omega$ @VGS=10V
- \* Low gate charge
- \* Low Crss
- \* Fast switching
- \* Improved dv/dt capability



### ORDERING SPECIFICATIONS

Part No.	Package	Marking	Shipping
SVD4N65T	TO-220-3L	SVD4N65T	50Unit/Tube
SVD4N65F	TO-220F-3L	SVD4N65F	50Unit/Tube

### ABSOLUTE MAXIMUM RATINGS (Tc=25°C unless otherwise noted)

Parameter	Symbol	SVD4N65T	SVD4N65F	Unit
Drain-Source Voltage	V <sub>DS</sub>	650		V
Gate-Source Voltage	V <sub>GS</sub>	±30		V
Drain Current	I <sub>D</sub>	4.0		A
Drain Current Pulsed	I <sub>DM</sub>	16		A
Power Dissipation(Tc=25°C) -Derate above 25°C	P <sub>D</sub>	100	33	W
		0.8	0.26	W/°C
Single Pulsed Avalanche Energy (Note 1)	E <sub>AS</sub>	240		mJ
Repetitive Avalanche Energy	E <sub>AR</sub>	10.6		mJ
Operation Junction Temperature	T <sub>J</sub>	-55~+150		°C
Storage Temperature	T <sub>stg</sub>	-55~+150		°C

**THERMAL CHARACTERISTICS**

Parameter	Symbol	SVD4N65T	SVD4N65F	Unit
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	1.25	3.79	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	62.5	°C/W

**ELECTRICAL CHARACTERISTICS (T<sub>c</sub>=25°C unless otherwise noted)**

Parameter	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	BVDSS	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	650	--	--	V
Drain-Source Leakage Current	I <sub>DSS</sub>	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V	--	--	10	μA
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±30V, V <sub>DS</sub> =0V	--	--	±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> =250μA	2.0	--	4.0	V
Static Drain- Source On State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =2A	--	2.3	3.0	Ω
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 2 A	--	5.34	--	S
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, f=1.0MHZ	--	556	710	pF
Output Capacitance	C <sub>oss</sub>		--	50	80	
Reverse Transfer Capacitance	C <sub>rss</sub>		--	3	11	
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =325V, I <sub>D</sub> =4.0A, R <sub>G</sub> =25Ω  (Note 2,3)	--	20	30	ns
Turn-on Rise Time	t <sub>r</sub>		--	19.3	80	
Turn-off Delay Time	t <sub>d(off)</sub>		--	128	180	
Turn-off Fall Time	t <sub>f</sub>		--	20	90	
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =520V, I <sub>D</sub> =4.0A, V <sub>GS</sub> =10V  (Note 2,3)	--	15.8	20	nC
Gate-Source Charge	Q <sub>gs</sub>		--	3.5	--	
Gate-Drain Charge	Q <sub>gd</sub>		--	5.6	--	


**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS**

Parameter	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I <sub>S</sub>	Integral Reverse P-N Junction Diode in the MOSFET	--	--	4.0	A
Pulsed Source Current	I <sub>SM</sub>		--	--	16	
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =4.0A, V <sub>GS</sub> =0V	--	--	1.4	V
Reverse Recovery Time	T <sub>rr</sub>	I <sub>S</sub> =4.0A, V <sub>GS</sub> =0V, dI <sub>F</sub> /dt=100A/μs	--	300	--	ns
Reverse Recovery Charge	Q <sub>rr</sub>		--	2.2	--	μC





Notes:

- L=27.5mH, I<sub>AS</sub>=4.0A, V<sub>DD</sub>=50V, R<sub>G</sub>=25Ω, starting T<sub>J</sub>=25°C;
- Pulse Test: Pulse width ≤300μs, Duty cycle≤2%;
- Essentially independent of operating temperature.





NOMENCLATURE



TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS (continued)




TYPICAL TEST CIRCUIT


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveform




PACKAGE OUTLINE



PACKAGE OUTLINE (continued)

TO-220F-3L(One)

UNIT: mm



Symbol(note1)	Dimension1	Dimension2
A	3.30±0.15	2.70±0.15
B	2.55±0.20	3.0±0.20
C	4.72±0.2	4.50±0.20
D	1.47MAX	1.75MAX
L	15.75±0.30	15.00±0.30

Note1: There may be two values for some products due to different plastic mould machine, so two dimensions of the same position are listed;

Note2: When the product size is Dimension1, the thimble hole is on top of the surface; when the size is Dimension2, the center hole is on bottom of the surface.

TO-220F-3L (Two)

UNIT: mm

