

4.5A, 500V N-CHANNEL MOSFET


GENERAL DESCRIPTION

SVD830T/F/D is an N-channel enhancement mode power MOS field effect transistor which is produced using Silan proprietary S-Rin™ structure DMOS technology. The improved planar stripe cell and the improved guard ring terminal have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

These devices are widely used in AC-DC power suppliers, DC-DC converters and H-bridge PWM motor drivers.

FEATURES

- * 4.5A,500V,R_{DS(on)}(typ)=1.3Ω@V_{GS}=10V
- * Low gate charge
- * Low Cr_{ss}
- * Fast switching
- * Improved dv/dt capability



ORDERING SPECIFICATIONS

Part No.	Package	Marking	Material	Packing
SVD830T	TO-220-3L	SVD830T	Pb free	Tube
SVD830F	TO-220F-3L	SVD830F	Pb free	Tube
SVD830D	TO-252-2L	SVD830D	Pb free	Tube
SVD830DTR	TO-252-2L	SVD830D	Pb free	Tape & Reel

ABSOLUTE MAXIMUM RATINGS (T_c=25°C unless otherwise noted)

Parameter	Symbol	Rating			Unit
		SVD830T	SVD830F	SVD830D	
Drain-Source Voltage	V _{DS}	500			V
Gate-Source Voltage	V _{GS}	±30			V
Drain Current	I _D	4.5			A
Drain Current Pulsed	I _{DM}	18			A
Power Dissipation(T _c =25°C, TO-220) -Derate above 25°C	P _D	87.5	42	76	W
		0.7	0.34	0.61	W/°C
Single Pulsed Avalanche Energy (Note 1)	E _{AS}	256			mJ
Operation Junction Temperature	T _J	-55~+150			°C
Storage Temperature	T _{stg}	-55~+150			°C

THERMAL CHARACTERISTICS

Parameter	Symbol	Rating			Unit
		SVD830T	SVD830F	SVD830D	
Thermal Resistance, Junction-to-Case	R _{θJC}	1.43	2.94	1.64	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	120	110	°C/W

ELECTRICAL CHARACTERISTICS (T_c=25°C unless otherwise noted)

Parameter	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	BVDSS	V _{GS} =0V, I _D =250μA	500	--	--	V
Drain-Source Leakage Current	I _{DSS}	V _{DS} =500V, V _{GS} =0V	--	--	10	μA
Gate-Source Leakage Current	I _{GSS}	V _{GS} =±30V, V _{DS} =0V	--	--	±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} , I _D =250μA	2.0	--	4.0	V
Static Drain- Source On State Resistance	R _{DS(on)}	V _{GS} =10V, I _D =2.5A	--	1.3	1.5	Ω
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, f=1.0MHZ	--	548	--	pF
Output Capacitance	C _{oss}		--	63	--	
Reverse Transfer Capacitance	C _{rss}		--	5	--	
Turn-on Delay Time	t _{d(on)}	V _{DD} =250V, I _D =4.5A, R _G =25Ω (Note 2,3)	--	18	--	ns
Turn-on Rise Time	t _r		--	13	--	
Turn-off Delay Time	t _{d(off)}		--	108	--	
Turn-off Fall Time	t _f		--	16	--	
Total Gate Charge	Q _g	V _{DS} =400V, I _D =4.5A, V _{GS} =10V (Note 2,3)	--	16	--	nC
Gate-Source Charge	Q _{gs}		--	2.7	--	
Gate-Drain Charge	Q _{gd}		--	6.1	--	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Parameter	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I _S	Integral Reverse P-N Junction Diode in the MOSFET	--	--	4.5	A
Pulsed Source Current	I _{SM}		--	--	18	
Diode Forward Voltage	V _{SD}	I _S =4.5A, V _{GS} =0V	--	--	1.5	V
Reverse Recovery Time	T _{rr}	I _S =4.5A, V _{GS} =0V, dI _F /dt=100A/μs(Note 2)	--	250	--	ns
Reverse Recovery Charge	Q _{rr}		--	2.2	--	μC

Notes:

1. L=30mH, I_{AS}=3.72A, V_{DD}=125V, R_G=25Ω, starting T_J=25°C;
2. Pulse Test: Pulse width ≤300μs, Duty cycles≤2%;
3. Essentially independent of operating temperature.

TYPICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics



TYPICAL CHARACTERISTICS (continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs Temperature




Figure 9-1. Max. Safe Operating Area(SVD830T)




Figure 9-2. Max. Safe Operating Area(SVD830F)




Figure 9-3. Max. Safe Operating Area(SVD830D)






Figure 10. Maximum Drain Current vs. Case Temperature




TYPICAL TEST CIRCUIT


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform




Unclamped Inductive Switching Test Circuit & Waveform



PACKAGE OUTLINE


TO-220-3L

UNIT: mm



TO-220F-3L

UNIT: mm



Symbol(note1)	Dimension1	Dimension2
A	3.30 ± 0.15	2.70 ± 0.15
B	2.55 ± 0.20	3.0 ± 0.20
C	4.72 ± 0.2	4.50 ± 0.20
D	1.47 MAX	1.75 MAX
L	15.75 ± 0.30	15.00 ± 0.30


Note1: There may be two values for some products due to different plastic mould machine, so two dimensions of the same position are listed;

Note2: When the product size is Dimension1, the thimble hole is on top of the surface; when the size is Dimension2, the center hole is on bottom of the surface.

PACKAGE OUTLINE (continued)

TO-252-2L

UNIT: mm



Disclaimer:

- Silan reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Silan products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Silan products could cause loss of body injury or damage to property.
- Silan will supply the best possible product for customers!

ATTACHMENT**Revision History**

Date	REV	Description	Page
2010.05.28	1.0	Original	
2010.08.30	1.1	Modify "ABSOLUTE MAXIMUM RATINGS", "THERMAL CHARACTERISTICS"; Add SOA, ID-TC	
2010.10.14	1.2	Modify "TYPICAL CHARACTERISTICS", "Package outline"	
2010.10.21	1.3	Modify the template of Datasheet	