


13A 600V N-CHANNEL MOSFET

GENERAL DESCRIPTION

SVF13N60AF is an N-channel enhancement mode power MOS field effect transistor which is produced using Silan proprietary F-Cell™ structure VDMOS technology. The improved planar stripe cell and the improved guard ring terminal have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


These devices are widely used in AC-DC power suppliers, DC-DC converters and H-bridge PWM motor drivers.



FEATURES

- * 13A,600V, $R_{DS(on,typ)}=0.36\Omega @ V_{GS}=10V$
- * Low gate charge
- * Low Crss
- * Fast switching
- * Improved dv/dt capability

NOMENCLATURE



ORDERING INFORMATION

Part No.	Package	Marking	Material	Packing
SVF13N60AF	TO-220F-3L	SVF13N60AF	Pb free	Tube

ABSOLUTE MAXIMUM RATINGS ($T_c=25^\circ\text{C}$ unless otherwise noted)

Characteristics	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	600	V
Gate-Source Voltage	V_{GS}	± 30	V
Drain Current	I_D	13.0	A
$T_c=100^\circ\text{C}$		8.2	
Drain Current Pulsed	I_{DM}	52.0	A
Power Dissipation($T_c=25^\circ\text{C}$) -Derate above 25°C	P_D	54	W
		0.43	W/ $^\circ\text{C}$
Single Pulsed Avalanche Energy (Note 1)	E_{AS}	1470	mJ
Operation Junction Temperature Range	T_J	-55~+150	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-55~+150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristics	Symbol	Ratings	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.31	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	120	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_c=25^\circ\text{C}$ unless otherwise noted)





Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	$BVDSS$	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$	600	--	--	V
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=600\text{V}$, $V_{GS}=0\text{V}$	--	--	1.0	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 30\text{V}$, $V_{DS}=0\text{V}$	--	--	± 100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$, $I_D=250\mu\text{A}$	2.0	--	4.0	V
Static Drain- Source On State Resistance	$R_{DS(on)}$	$V_{GS}=10\text{V}$, $I_D=6.5\text{A}$	--	0.36	0.45	Ω
Input Capacitance	C_{iss}	$V_{DS}=25\text{V}$, $V_{GS}=0\text{V}$, $f=1.0\text{MHZ}$	--	2343.3	--	pF
Output Capacitance	C_{oss}		--	247.0	--	
Reverse Transfer Capacitance	C_{rss}		--	5.8	--	
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=300\text{V}$, $I_D=13.0\text{A}$, $R_G=25\Omega$	--	61.0	--	ns
Turn-on Rise Time	t_r		--	78.0	--	
Turn-off Delay Time	$t_{d(off)}$		--	119.3	--	
Turn-off Fall Time	t_f		--	54.0	--	
Total Gate Charge	Q_g	$V_{DS}=480\text{V}$, $I_D=13.0\text{A}$, $V_{GS}=10\text{V}$	--	38.49	--	nC
Gate-Source Charge	Q_{gs}		--	12.96	--	
Gate-Drain Charge	Q_{gd}		--	9.69	--	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I _S	Integral Reverse P-N Junction Diode in the MOSFET	--	--	13.0	A
Pulsed Source Current	I _{SM}		--	--	52.0	
Diode Forward Voltage	V _{SD}	I _S =13.0A, V _{GS} =0V	--	--	1.3	V
Reverse Recovery Time	T _{rr}	I _S =13.0A, V _{GS} =0V, dI _F /dt=100A/μs (Note 2)	--	450	--	ns
Reverse Recovery Charge	Q _{rr}		--	4.2	--	μC

Notes:

1. L=30mH, I_{AS}=8.85A, V_{DD}=130V, R_G=25Ω, starting T_J=25°C;
2. Pulse Test: Pulse width ≤300μs, Duty cycle≤2%;
3. Essentially independent of operating temperature.

TYPICAL CHARACTERISTICS
Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics

Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage

Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




TYPICAL CHARACTERISTICS(continued)

Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9. Max. Safe Operating Area






Figure 10. Maximum Drain Current vs. Case Temperature




TYPICAL TEST CIRCUIT


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveform



PACKAGE OUTLINE



Disclaimer:

- Silan reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Silan products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Silan products could cause loss of body injury or damage to property.
- Silan will supply the best possible product for customers!

ATTACHMENT

Revision History

Date	REV	Description	Page
2011.04.25	1.0	Original	
2011.09.13	1.1	Modify "PACKAGE OUTLINE"	