


3A, 500V N-CHANNEL MOSFET

GENERAL DESCRIPTION

SVF3N50D is an N-channel enhancement mode power MOS field effect transistor which is produced using Silan proprietary F-Cell™ structure VDMOS technology. The improved planar stripe cell and the improved guard ring terminal have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


These devices are widely used in AC-DC power suppliers, DC-DC converters and H-bridge PWM motor drivers.



FEATURES

- * 3A,500V, $R_{DS(on)(typ.)}=2.7\Omega @ V_{GS}=10V$
- * Low gate charge
- * Low Crss
- * Fast switching
- * Improved dv/dt capability

NOMENCLATURE



ORDERING INFORMATION

Part No.	Package Type	Marking	Material	Packing
SVF3N50D	TO-252-2L	SVF3N50D	Pb free	Tube
SVF3N50DTR	TO-252-2L	SVF3N50D	Pb free	Tape & Reel
SVF3N50MJ	TO-251J-3L	SVF3N50MJ	Pb free	Tube

ABSOLUTE MAXIMUM RATINGS ($T_C=25^\circ C$ unless otherwise noted)

Characteristics	Symbol	Ratings		Unit
		SVF3N50D	SVF3N50MJ	
Drain-Source Voltage	V_{DS}	500		V
Gate-Source Voltage	V_{GS}	± 30		V
Drain Current	I_D	3.0		A
		1.9		
Drain Current Pulsed	I_{DM}	12.0		A
Power Dissipation($T_C=25^\circ C$) -Derate above $25^\circ C$	P_D	34	35	W
		0.27	0.28	W/ $^\circ C$
Single Pulsed Avalanche Energy(Note 1)	E_{AS}	120		mJ
Operation Junction Temperature Range	T_J	-55~+150		$^\circ C$
Storage Temperature Range	T_{stg}	-55~+150		$^\circ C$

THERMAL CHARACTERISTICS

Characteristics	Symbol	Ratings		Unit
		SVF3N50D	SVF3N50MJ	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	3.7	3.57	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	110	110	$^\circ C/W$

ELECTRICAL CHARACTERISTICS ($T_C=25^\circ C$ unless otherwise noted)

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	B_{VDSS}	$V_{GS}=0V, I_D=250\mu A$	500	--	--	V
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=500V, V_{GS}=0V$	--	--	1.0	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 30V, V_{DS}=0V$	--	--	± 100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}, I_D=250\mu A$	2.0	--	4.0	V
Static Drain- Source On State Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=1.5A$	--	2.7	3.2	Ω
Input Capacitance	C_{iss}	$V_{DS}=25V, V_{GS}=0V, f=1.0MHz$	--	256.10	332.93	pF
Output Capacitance	C_{oss}		--	37.90	49.27	
Reverse Transfer Capacitance	C_{rss}		--	1.00	1.45	
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=250V, I_D=3.0A, R_G=25\Omega$	--	6.04	7.85	ns
Turn-on Rise Time	t_r		--	20.56	26.73	
Turn-off Delay Time	$t_{d(off)}$		--	8.32	10.82	
Turn-off Fall Time	t_f		--	21.36	27.77	
Total Gate Charge	Q_g	$V_{DS}=400V, I_D=3.0A, V_{GS}=10V$	--	6.37	8.28	nC
Gate-Source Charge	Q_{gs}		--	1.95	2.54	
Gate-Drain Charge	Q_{gd}		--	2.73	3.55	
Gate resistance	R_G	F=1MHz, Gate DC Bias=0, Test signal level=20mV, open drain	--	4.92	6.50	Ω

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I _S	Integral Reverse P-N Junction Diode in the MOSFET	--	--	3.0	A
Pulsed Source Current	I _{SM}		--	--	12.0	
Diode Forward Voltage	V _{SD}	I _S =3.0A, V _{GS} =0V	--	--	1.4	V
Reverse Recovery Time	T _{rr}	I _S =3.0A, V _{GS} =0V, dI _F /dt=100A/μS	--	381.05	495.37	ns
Reverse Recovery Charge	Q _{rr}		--	1.36	1.82	μC

Notes:

1. L=30mH, I_{AS}=2.63A, V_{DD}=50V, R_G=25Ω, starting T_J=25°C;
2. Pulse Test: Pulse width ≤300μs, Duty cycle≤2%;
3. Essentially independent of operating temperature.



TYPICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage
Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics





TYPICAL CHARACTERISTICS (continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9-1. Max. Safe Operating Area(SVF3N50D)




Figure 9-2. Max. Safe Operating Area(SVF3N50MJ)






Figure 10. Maximum Drain Current vs. Case Temperature




TYPICAL TEST CIRCUIT


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform




Unclamped Inductive Switching Test Circuit & Waveform



PACKAGE OUTLINE

TO-252-2L


UNIT: mm



NOTE1 : There are two conditions for this position: has an eject pin or has no eject pin.

TO-251J-3L

UNIT: mm





Disclaimer:

- Silan reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Silan products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Silan products could cause loss of body injury or damage to property.
- Silan will supply the best possible product for customers!

ATTACHMENT

Revision History

Date	REV	Description	Page
2012.07.30	1.0	Initial release	
2013.01.23	1.1	Add the package of TO-251J-3L	