

## 4A, 800V N-CHANNEL MOSFET


### GENERAL DESCRIPTION

SVF4N80F/D/MJ/K is an N-channel enhancement mode power MOS field effect transistor which is produced using Silan proprietary F-Cell™ high-voltage planar VDMOS technology. The improved process and cell structure have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


These devices are widely used in AC-DC power supplies, DC-DC converters and H-bridge PWM motor drivers.

### FEATURES

- ◆ 4A,800V,  $R_{DS(on)(typ.)}=3.3\Omega@V_{GS}=10V$
- ◆ Low gate charge
- ◆ Low Crss
- ◆ Fast switching
- ◆ Improved dv/dt capability



### NOMENCLATURE



### ORDERING INFORMATION

Part No.	Package	Marking	Hazardous substance control	Packing
SVF4N80F	TO-220F-3L	SVF4N80F	Pb free	Tube
SVF4N80D	TO-252-2L	SVF4N80D	Halogen free	Tube
SVF4N80DTR	TO-252-2L	SVF4N80D	Halogen free	Tape&Reel
SVF4N80MJ	TO-251J-3L	SVF4N80MJ	Halogen free	Tube
SVF4N80K	TO-262-3L	SVF4N80K	Pb free	Tube

**ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub>=25°C unless otherwise noted)**

Characteristics	Symbol	Ratings				Unit
		SVF4N80 F	SVF4N80 D	SVF4N80 MJ	SVF4N80 K	
Drain-Source Voltage	V <sub>DS</sub>	800				V
Gate-Source Voltage	V <sub>GS</sub>	±30				V
Drain Current	I <sub>D</sub>	4.0				A
		2.5				
Drain Current Pulsed	I <sub>DM</sub>	16.0				A
Power Dissipation(T <sub>C</sub> =25°C) -Derate above 25°C	P <sub>D</sub>	35	95	97	120	W
		0.28	0.76	0.78	0.96	W/°C
Single Pulsed Avalanche Energy(Note 1)	E <sub>AS</sub>	245				mJ
Operation Junction Temperature Range	T <sub>J</sub>	-55~+150				°C
Storage Temperature Range	T <sub>stg</sub>	-55~+150				°C

**THERMAL CHARACTERISTICS**

Characteristics	Symbol	Ratings				Unit
		SVF4N80 F	SVF4N80 D	SVF4N80 MJ	SVF4N80 K	
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	3.57	1.32	1.29	1.04	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	62.0	62.0	62.5	°C/W

**ELECTRICAL CHARACTERISTICS (T<sub>c</sub>=25°C unless otherwise noted)**

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	B <sub>VDS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	800	--	--	V
Drain-Source Leakage Current	I <sub>DSS</sub>	V <sub>DS</sub> =800V, V <sub>GS</sub> =0V	--	--	1.0	μA
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±30V, V <sub>DS</sub> =0V	--	--	±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> =250μA	2.0	--	4.0	V
Static Drain- Source On State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =2.0A	--	3.30	3.80	Ω
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, f=1.0MHz	---	513.4	---	pF
Output Capacitance	C <sub>oss</sub>		--	53.7	--	
Reverse Transfer Capacitance	C <sub>rss</sub>		--	2.8	--	
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =400V, I <sub>D</sub> =4.0A, R <sub>G</sub> =25Ω  (Note 2,3)	--	14.80	--	ns
Turn-on Rise Time	t <sub>r</sub>		--	34.67	--	
Turn-off Delay Time	t <sub>d(off)</sub>		--	28.13	--	
Turn-off Fall Time	t <sub>f</sub>		--	22.80	--	
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =640V, I <sub>D</sub> =4.0A, V <sub>GS</sub> =10V  (Note 2,3)	--	12.35	--	nC
Gate-Source Charge	Q <sub>gs</sub>		--	3.21	--	
Gate-Drain Charge	Q <sub>gd</sub>		--	5.09	--	
Gate Resistance	R <sub>g</sub>	F=1MHz, 1Vpp	--	4.0	--	Ω

**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS**

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I <sub>S</sub>	Integral Reverse P-N Junction Diode in the MOSFET	--	--	4.0	A
Pulsed Source Current	I <sub>SM</sub>		--	--	16.0	
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =4.0A, V <sub>GS</sub> =0V	--	--	1.4	V
Reverse Recovery Time	T <sub>rr</sub>	I <sub>S</sub> =4.0A, V <sub>GS</sub> =0V, dI <sub>F</sub> /dt=100A/μS(Note2)	--	495	--	ns
Reverse Recovery Charge	Q <sub>rr</sub>		--	2.31	--	μC

**Notes:**

- L=30mH, I<sub>AS</sub>=3.80A, V<sub>DD</sub>=110V, R<sub>G</sub>=25Ω, starting T<sub>BjB</sub>=25°C;
- Pulse Test: Pulse width ≤300μs, Duty cycle≤2%;
- Essentially independent of operating temperature.

**TYPICAL CHARACTERISTICS**

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics












Figure 6. Gate Charge Characteristics



**TYPICAL CHARACTERISTICS(continued)**




**TYPICAL CHARACTERISTICS(continued)**




**TYPICAL TEST CIRCUIT**


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform




Unclamped Inductive Switching Test Circuit & Waveform



**PACKAGE OUTLINE**

**TO-262-3L**


**UNIT: mm**



SYMBOL	MIN	NOM	MAX
A	4.30	4.50	4.70
A1	2.20	---	2.92
b	0.71	0.80	0.97
b2	1.20	---	1.50
c	0.34	---	0.76
c2	1.22	1.30	1.35
D	8.38	---	9.30
E	9.80	10.16	10.54
e	2.54 BSC		
L	12.80	---	14.10
L1	2.80	3.30	4.06
L2	1.12	---	1.42

**TO-220F-3L**

**UNIT: mm**




SYMBOL	MIN	NOM	MAX
A	4.42	4.70	5.02
A1	2.30	2.54	2.80
A3	2.50	2.76	3.10
b	0.70	0.80	0.90
b2	---	---	1.47
c	0.35	0.50	0.65
D	15.25	15.87	16.25
D1	15.30	15.75	16.30
D2	9.30	9.80	10.30
E	9.73	10.16	10.36
e	2.54 BCS		
H1	6.40	6.68	7.00
L	12.48	12.98	13.48
L1	/	/	3.50
$\phi P$	3.00	3.18	3.40
Q	3.05	3.30	3.55



**PACKAGE OUTLINE(continued)**

**TO-252-2L**

**UNIT: mm**




SYMBOL	MIN	NOM	MAX
A	2.10	2.30	2.50
A1	0	---	0.127
b	0.66	0.76	0.89
b3	5.10	5.33	5.46
c	0.45	---	0.65
c2	0.45	---	0.65
D	5.80	6.10	6.40
E	6.30	6.60	6.90
e	2.30TYP		
H	9.60	10.10	10.60
L	1.40	1.50	1.70
L1	2.90REF		
L4	0.60	0.80	1.00

NOTE1 : There are two conditions for this position:has an eject pin or has no eject pin.

**TO-251J-3L**

**UNIT: mm**



SYMBOL	MIN	NOM	MAX
A	2.18	2.30	2.39
A1	0.89	1.00	1.14
b	0.56	---	0.89
b4	4.95	5.33	5.46
b5	---	---	1.05
c	0.46	---	0.61
D	5.97	6.10	6.27
E	6.35	6.60	6.73
e	2.29 BCS		
L	8.89	9.30	9.65
L1	0.95	---	1.50
L2	0.89	---	1.27

**Disclaimer :**

- Silan reserves the right to make changes to the information herein for the improvement of the design and performance without prior notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Silan products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Silan products could cause loss of body injury or damage to property.
- Silan will supply the best possible product for customers!

---

Part No.: [SVF4N80F/D/MJ/K](#) Document Type: [Datasheet](#)  
Copyright: [HANGZHOU SILAN MICROELECTRONICS CO.,LTD](#) Website: <http://www.silan.com.cn>

---

Rev.: [2.2](#)

## Revision History:

1. Update the package outline of TO-251J-3L
2. Delete the package outline of TO-220F-3L(2)

---

Rev.: [2.1](#)

## Revision History:

1. Modify the general description
2. Modify the ordering information
3. Modify the package outline of TO-262-3L

---

Rev.: [2.0](#)

## Revision History:

1. Modify the package information of TO-220F-3L
2. Modify the package information of TO-252-2L

---

Rev.: [1.9](#)

## Revision History:

1. Modify the thermal characteristics

---

Rev.: [1.8](#)

## Revision History:

1. Add the package of TO-262-3L

---

Rev.: [1.7](#)

## Revision History:

1. Modify the ordering information

---

Rev.: [1.6](#)

## Revision History:

1. Change the schematic diagram of MOS

---

Rev.: [1.5](#)

## Revision History:

1. Add the package of TO-251J-3L

---

Rev.: [1.4](#)

## Revision History:

1. Modify "ELECTRICAL CHARACTERISTICS"

---

Rev.: [1.3](#)

## Revision History:

1. Modify "PACKAGE OUTLINE"
-

Rev.: 1.2

Revision History:

1. Modify the value of Trr and Qrr
- 

Rev.: 1.1

Revision History:

1. Add the halogen free information of SVF4N80F
- 

Rev.: 1.0

Revision History:

1. Initial release
-