

4A, 650V N-CHANNEL MOSFET


GENERAL DESCRIPTION

SVFP4N65CAD is an N-channel enhancement mode power MOS field effect transistor which is produced using Silan proprietary F-Cell™ high-voltage planar VDMOS technology. The improved process and cell structure have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


These devices are widely used in AC-DC power supplies, DC-DC converters and H-bridge PWM motor drivers.

FEATURES

- ◆ 4A, 650V, $R_{DS(on)(typ.)}=2.3\Omega@V_{GS}=10V$
- ◆ Low gate charge
- ◆ Low C_{rss}
- ◆ Fast switching
- ◆ Improved dv/dt capability



NOMENCLATURE



ORDERING INFORMATION

Part No.	Package	Marking	Hazardous Substance Control	Packing
SVFP4N65CAD	TO-252-2L	P4N65CAD	Halogen free	Tube

ABSOLUTE MAXIMUM RATINGS (TC=25°C, unless otherwise noted)

Characteristics		Symbol	Ratings	Unit
Drain-Source Voltage		V_{DS}	650	V
Gate-Source Voltage		V_{GS}	±30	V
Drain Current	$T_C=25^{\circ}\text{C}$	I_D	4.0	A
	$T_C=100^{\circ}\text{C}$		2.5	
Drain Current Pulsed		I_{DM}	16	A
Power Dissipation($T_C=25^{\circ}\text{C}$) -Derate above 25°C		P_D	77	W
			0.62	W/°C
Single Pulsed Avalanche Energy(Note 1)		E_{AS}	215	mJ
Operation Junction Temperature Range		T_J	-55~+150	°C
Storage Temperature Range		T_{stg}	-55~+150	°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	Ratings	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.62	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.0	°C/W

ELECTRICAL CHARACTERISTICS ($T_C=25^{\circ}\text{C}$, unless otherwise noted)

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	650	--	--	V
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=650V, V_{GS}=0V$	--	--	1.0	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 30V, V_{DS}=0V$	--	--	±100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}, I_D=250\mu A$	2.0	--	4.0	V
Static Drain- Source On State Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=2A$	--	2.3	2.7	Ω
Input Capacitance	C_{iss}	$V_{DS}=25V, V_{GS}=0V,$ $f=1.0MHz$	--	430	--	pF
Output Capacitance	C_{oss}		--	55	--	
Reverse Transfer Capacitance	C_{rss}		--	4.1	--	
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=325V, V_{GS}=10V,$ $R_G=25\Omega, I_D=4A$ (Note2,3)	--	9.9	--	ns
Turn-on Rise Time	t_r		--	26	--	
Turn-off Delay Time	$t_{d(off)}$		--	28	--	
Turn-off Fall Time	t_f		--	26	--	
Total Gate Charge	Q_g	$V_{DD}=520V, V_{GS}=10V, I_D=4A$ (Note 2,3)	--	13	--	nC
Gate-Source Charge	Q_{gs}		--	2.7	--	
Gate-Drain Charge	Q_{gd}		--	6.3	--	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I_S	Integral Reverse P-N Junction	--	--	4.0	A
Pulsed Source Current	I_{SM}	Diode in the MOSFET	--	--	16	
Diode Forward Voltage	V_{SD}	$I_S=4.0A, V_{GS}=0V$	--	--	1.4	V
Reverse Recovery Time	T_{rr}	$I_S=4.0A, V_{GS}=0V,$	--	450	--	ns
Reverse Recovery Charge	Q_{rr}	$di_F/dt=100A/\mu s$ (Note 2)	--	1.9	--	μC

Notes:

1. $L=30mH, I_{AS}=3.6A, V_{DD}=100V, R_G=25\Omega$, starting $T_{BJB}=25^\circ C$;
2. Pulse Test: Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$;
3. Essentially independent of operating temperature.

TYPICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics



TYPICAL CHARACTERISTICS(continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance vs. Temperature




Figure 9. Max. Safe Operating Area






Figure 10. Maximum Drain Current vs. Case Temperature




TYPICAL TEST CIRCUIT


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform




Unclamped Inductive Switching Test Circuit & Waveform



PACKAGE OUTLINE

TO-252-2L

UNIT: mm



SYMBOL	MIN	NOM	MAX
A	2.10	2.30	2.50
A1	0	---	0.127
b	0.66	0.76	0.89
b3	5.10	5.33	5.46
c	0.45	---	0.65
c2	0.45	---	0.65
D	5.80	6.10	6.40
E	6.30	6.60	6.90
e	2.30TYP		
H	9.60	10.10	10.60
L	1.40	1.50	1.70
L1	2.90REF		
L4	0.60	0.80	1.00

NOTE1 : There are two conditions for this position:has an eject pin or has no eject pin.

Disclaimer :

- Silan reserves the right to make changes to the information herein for the improvement of the design and performance without prior notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Silan products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Silan products could cause loss of body injury or damage to property.
- Silan will supply the best possible product for customers!

Part No.:	SVFP4N65CAD	Document Type:	Datasheet
Copyright:	HANGZHOU SILAN MICROELECTRONICS CO.,LTD	Website:	http://www.silan.com.cn

Rev.: 1.0

Revision History:

1. First release
