




80A, 100V N-CHANNEL MOSFET


DESCRIPTION

SVG10120NAT(D) is an N-channel enhancement mode power MOS field effect transistor which is produced using Silan's LVMOS technology. The improved process and cell structure have been especially tailored to minimize on-state resistance, provide superior switching performance.

This device is widely used in UPS, Power Management for Inverter Systems.



1.Gate 2.Drain 3.Source



FEATURES

- 80A, 100V, $R_{DS(on)(typ.)}=10m\Omega @ V_{GS}=10V$
- Low gate charge
- Low Crss
- Fast switching
- Improved dv/dt capability

ORDERING INFORMATION

Part No.	Package	Marking	Hazardous Substance Control	Packing Type
SVG10120NAT	TO-220-3L	10120NAT	Pb free	Tube
SVG10120NADTR	TO-252-2L	10120NAD	Halogen free	Tape&Reel

ABSOLUTE MAXIMUM RATINGS (UNLESS OTHERWISE NOTED, $T_A=25^\circ C$)

Characteristics	Symbol	Ratings		Unit
		SVG10120NAT	SVG10120NAD	
Drain-Source Voltage	V_{DS}	100		V
Gate-Source Voltage	V_{GS}		± 20	V
Drain Current $T_C=25^\circ C$	I_D	80		A
		51		
Drain Current Pulsed	I_{DM}	320		A
Power Dissipation($T_C=25^\circ C$) -Derate above $25^\circ C$	P_D	152	121	W
		1.2	1.0	W/ $^\circ C$
Single Pulsed Avalanche Energy(Note 1)	E_{AS}	157		mJ
Operation Junction Temperature Range	T_J		-55~+150	$^\circ C$
Storage Temperature Range	T_{stg}		-55~+150	$^\circ C$



THERMAL CHARACTERISTICS

Characteristics	Symbol	Ratings		Unit
		SVG10120NAT	SVG10120NAD	
Thermal Resistance, Junction-to-Case	R _{θJC}	0.82	1.03	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	62	°C/W

ELECTRICAL CHARACTERISTICS (UNLESS OTHERWISE NOTED, T_J=25°C)

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250μA	100	--	--	V
Drain-Source Leakage Current	I _{DSS}	V _{DS} =100V, V _{GS} =0V	--	--	1.0	μA
Gate-Source Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	--	--	±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} , I _D =250μA	2.5	--	3.5	V
Static Drain- Source On State Resistance	R _{DS(on)}	V _{GS} =10V, I _D =11.5A	--	10	12	mΩ
Gate Resistance	R _G	f=1MHz	--	1.8	--	Ω
Input Capacitance	C _{iss}	f=1MHz, V _{GS} =0V, V _{DS} =50V	--	3237	--	pF
Output Capacitance	C _{oss}		--	328	--	
Reverse Transfer Capacitance	C _{rss}		--	12	--	
Turn-on Delay Time	t _{d(on)}	V _{DD} =50V, V _{GS} =10V, R _G =3Ω, I _D =11.5A (Note 2,3)	--	16	--	ns
Turn-on Rise Time	t _r		--	33	--	
Turn-off Delay Time	t _{d(off)}		--	56	--	
Turn-off Fall Time	t _f		--	13	--	
Total Gate Charge	Q _g	V _{DD} =50V, V _{GS} =10V, I _D =11.5A (Note 2,3)	--	59	--	nC
Gate-Source Charge	Q _{gs}		--	17	--	
Gate-Drain Charge	Q _{gd}		--	17	--	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I _S	Integral Reverse P-N Junction	--	--	80	A
Pulsed Source Current	I _{SM}	Diode in the MOSFET	--	--	320	
Diode Forward Voltage	V _{SD}	I _S =11.5A, V _{GS} =0V	--	--	1.4	V
Reverse Recovery Time	T _{rr}	I _S =11.5A, V _{GS} =0V,	--	58	--	ns
Reverse Recovery Charge	Q _{rr}	dI/dt=100A/μs (Note 2)	--	0.12	--	μC

Notes:


1.L=0.5mH, I_{AS}=25A, V_{DD}=50V, R_G=10Ω, starting T_J=25°C;

2.Pulse Test: Pulse width ≤300μs, Duty cycle≤2%;

3.Essentially independent of operating temperature.




TYPICAL CHARACTERISTICS







TYPICAL CHARACTERISTICS(CONTINUED)







TYPICAL TEST CIRCUIT



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveform







PACKAGE OUTLINE

TO-252-2L

UNIT: mm





SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	2.10	2.30	2.50
A1	0	—	0.127
b	0.66	0.76	0.89
b3	5.10	5.33	5.46
c	0.45	—	0.65
c2	0.45	—	0.65
D	5.80	6.10	6.40
E	6.30	6.60	6.90
e	2.30TYP		
H	9.60	10.10	10.60
L	1.40	1.50	1.70
L1	2.90REF		
L4	0.60	0.80	1.00

NOTE1 : There are two conditions for this position:has an eject pin or has no eject pin.

TO-220-3L

UNIT: mm



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	4.30	4.50	4.70
A1	1.00	1.30	1.50
A2	1.80	2.40	2.80
b	0.60	0.80	1.00
b1	1.00	—	1.60
c	0.30	—	0.70
D	15.10	15.70	16.10
D1	8.10	9.20	10.00
E	9.60	9.90	10.40
e	2.54BSC		
H1	6.10	6.50	7.00
L	12.60	13.08	13.60
L1	—	—	3.95
φP	3.40	3.70	3.90
Q	2.60	—	3.20

**Important notice :**

1. The instructions are subject to change without notice!
2. Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current. Please read the instructions carefully before using our products, including the circuit operation precautions.
3. Our products are consumer electronic products or the other civil electronic products.
4. When using our products, please do not exceed the maximum rating of the products, otherwise the reliability of the whole machine will be affected. There is a certain possibility of failure or malfunction of any semiconductor product under specific conditions. The buyer is responsible for complying with safety standards and taking safety measures when using our products for system design, sample and whole machine manufacturing, so as to avoid potential failure risk that may cause personal injury or property loss.
5. It is strongly recommended to identify the trademark when buying our products. Please contact us if there is any question.
6. When exporting, using and reselling our products, buyer must comply with the international export control laws and regulations of China, the United Nations, the United States, Japan, the United Kingdom, the European Union and other countries & regions.
7. Product promotion is endless, our company will wholeheartedly provide customers with better products!
8. Website: <http://www.silan.com.cn>

Part No.: **SVG10120NAT(D)**

Document Type: **Datasheet**

Copyright: **HANGZHOU SILAN MICROELECTRONICS CO.,LTD** Website: <http://www.silan.com.cn>

Rev.: **1.1**

Revision History:

1. Add SVG10120NAD (To-252-2L) package
 2. Modify Figure 1, 2, 3 and add Figure 9
 3. Update important notices
-

Rev.: **1.0**

Revision History:

1. First release
-