


## 7A, 700V DP MOS POWER TRANSISTOR

### DESCRIPTION


SVSP7N70F(D)(S)(FJD)D2 is an N-channel enhancement mode high voltage power MOSFETs produced using Silan's DP MOS technology. It achieves low conduction loss and switching losses. It leads the design engineers to their power converters with high efficiency, high power density, and superior thermal behavior. Furthermore, it's universal applicable, i.e., suitable for hard and soft switching topologies.

### FEATURES

- 7A, 700V,  $R_{DS(on)(typ.)}=0.52\Omega @ V_{GS}=10V$
- New revolutionary high voltage technology
- Ultra low gate charge
- Periodic avalanche rated
- Extreme dv/dt rated
- High peak current capability



### NOMENCLATURE



### ORDERING INFORMATION

Part No.	Package	Marking	Hazardous Substance Control	Packing
SVSP7N70FD2	TO-220F-3L	P7N70FD2	Halogen free	Tube
SVSP7N70DD2TR	TO-252-2L	P7N70DD2	Halogen free	Tape&reel
SVSP7N70SD2	TO-263-2L	P7N70SD2	Halogen free	Tube
SVSP7N70SD2TR	TO-263-2L	P7N70SD2	Halogen free	Tape&reel
SVSP7N70FJDD2	TO-220FJD-3L	P7N70FJDD2	Halogen free	Tube



## ABSOLUTE MAXIMUM RATINGS (Unless otherwise noted, $T_c=25^\circ\text{C}$ )

Characteristics	Symbol	Ratings			Unit	
		SVSP7N70 FD2/FJDD2	SVSP7N70 DD2	SVSP7N70 SD2		
Drain-Source Voltage	$V_{DS}$	700		V		
Gate-Source Voltage	$V_{GS}$	$\pm 30$		V		
Drain Current	$I_C=25^\circ\text{C}$	$I_D$	7.0		A	
	$T_C=100^\circ\text{C}$		4.4			
Drain Current Pulsed	$I_{DM}$	28			A	
Power Dissipation ( $T_c=25^\circ\text{C}$ ) - Derate above $25^\circ\text{C}$	$P_D$	34	74	89	W	
		0.3	0.6	0.7	W/ $^\circ\text{C}$	
Single Pulsed Avalanche Energy (Note 1)	$E_{AS}$	400			mJ	
Body diode (Note 2)	$dv/dt$	15			V/ns	
MOSFET $dv/dt$ ruggedness (Note 3)	$dv/dt$	50			V/ns	
Operation Junction Temperature Range	$T_J$	$-55 \sim +150$			$^\circ\text{C}$	
Storage Temperature Range	$T_{stg}$	$-55 \sim +150$			$^\circ\text{C}$	

## THERMAL CHARACTERISTICS

Characteristics	Symbol	Ratings			Unit
		SVSP7N70 FD2/FJDD2	SVSP7N70 DD2	SVSP7N70 SD2	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	3.7	1.7	1.4	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	62.0	62.5	$^\circ\text{C/W}$



## ELECTRICAL CHARACTERISTICS (Unless otherwise noted, $T_c=25^\circ\text{C}$ )

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	700	--	--	V
Drain-Source Leakage Current	$I_{\text{DSS}}$	$V_{\text{DS}}=700\text{V}, V_{\text{GS}}=0\text{V}$	--	--	1.0	$\mu\text{A}$
Gate-Source Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 30\text{V}, V_{\text{DS}}=0\text{V}$	--	--	$\pm 100$	nA
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}}=V_{\text{DS}}, I_{\text{D}}=250\mu\text{A}$	2.0	--	4.0	V
Static Drain- Source On State Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=3.5\text{A}$	--	0.52	0.6	$\Omega$
Gate Resistance	$R_g$	$f=1.0\text{MHz}$		4.9		$\Omega$
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}, f=1.0\text{MHz}$	--	494	--	pF
Output Capacitance	$C_{\text{oss}}$		--	27	--	
Reverse Transfer Capacitance	$C_{\text{rss}}$		--	3.5	--	
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=350\text{V}, I_{\text{D}}=7.0\text{A}, V_{\text{GS}}=10\text{V}, R_g=24\Omega$ (Note 4,5)	--	10	--	ns
Turn-on Rise Time	$t_r$		--	28	--	
Turn-off Delay Time	$t_{\text{d}(\text{off})}$		--	53	--	
Turn-off Fall Time	$t_f$		--	26	--	
Total Gate Charge	$Q_g$	$V_{\text{DS}}=560\text{V}, I_{\text{D}}=7.0\text{A}, V_{\text{GS}}=10\text{V}$ (Note 4,5)	--	18	--	nC
Gate-Source Charge	$Q_{\text{gs}}$		--	3.9	--	
Gate-Drain Charge	$Q_{\text{gd}}$		--	9.3	--	

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	$I_s$	Integral Reverse P-N Junction Diode in the MOSFET	--	--	7.0	A
Pulsed Source Current	$I_{\text{SM}}$		--	--	28	
Diode Forward Voltage	$V_{\text{SD}}$	$I_s=7.0\text{A}, V_{\text{GS}}=0\text{V}$	--	--	1.4	V
Reverse Recovery Time	$T_{\text{rr}}$	$I_s=7.0\text{A}, V_{\text{GS}}=0\text{V}, \frac{dI_F}{dt}=100\text{A}/\mu\text{s}$ (Note 4)	--	317	--	ns
Reverse Recovery Charge	$Q_{\text{rr}}$		--	2.8	--	$\mu\text{C}$

### Notes:

1.  $L=79\text{mH}, I_{\text{AS}}=3.0\text{A}, V_{\text{DD}}=100\text{V}, R_g=25\Omega$ , starting  $T_j=25^\circ\text{C}$ ;
2.  $V_{\text{DS}}=0\sim 400\text{V}, I_{\text{SD}}\leq 7.0\text{A}, T_j=25^\circ\text{C}$ ;
3.  $V_{\text{DS}}=0\sim 480\text{V}$ ;
4. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty cycle  $\leq 2\%$ ;
5. Essentially independent of operating temperature.



## TYPICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 4. Body Diode Forward Voltage vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics





## TYPICAL CHARACTERISTICS (continued)

Figure 7. Breakdown Voltage vs.  
Temperature




Figure 8. On-Resistance vs.  
Temperature




Figure 9-1. Max. Safe Operating  
Area(SVSP7N70FD2/FJDD2)




Figure 9-2. Max. Safe Operating  
Area(SVSP7N70DD2)






Figure 9-3. Max. Safe Operating  
Area(SVSP7N70SD2)






## TYPICAL TEST CIRCUIT


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveform






PACKAGE OUTLINE

TO-220F-3L


UNIT: mm



SYMBOL	MIN	NOM	MAX
A	4.42	4.70	5.02
A1	2.30	2.54	2.80
A3	2.50	2.76	3.10
b	0.70	0.80	0.90
b2	—	—	1.47
c	0.35	0.50	0.65
D	15.25	15.87	16.25
D1	15.30	15.75	16.30
D2	9.30	9.80	10.30
E	9.73	10.16	10.36
e		2.54BCS	
H1	6.40	6.68	7.00
L	12.48	12.98	13.48
L1	/	/	3.50
ØP	3.00	3.18	3.40
Q	3.05	3.30	3.55

TO-252-2L

UNIT: mm



SYMBOL	MIN	NOM	MAX
A	2.10	2.30	2.50
A1	0	---	0.127
b	0.66	0.76	0.89
b3	5.10	5.33	5.46
c	0.45	---	0.65
c2	0.45	---	0.65
D	5.80	6.10	6.40
E	6.30	6.60	6.90
e		2.30TYP	
H	9.60	10.10	10.60
L	1.40	1.50	1.70
L1		2.90REF	
L4	0.60	0.80	1.00


NOTE1 : There are two conditions for this position:has an eject pin or has no eject pin.



PACKAGE OUTLINE

TO-263-2L



UNIT: mm



SYMBOL	MIN	NOM	MAX
A	4.30	4.57	4.72
A1	0	0.10	0.25
b	0.71	0.81	0.91
c	0.30	---	0.60
c2	1.17	1.27	1.37
D	8.50	---	9.35
E	9.80	---	10.45
e		2.54BSC	
H	14.70	---	15.75
L	2.00	2.30	2.74
L1	1.12	1.27	1.42
L2	---	---	1.75

TO-220FJD-3L

UNIT: mm



SYMBOL	MIN	NOM	MAX
A	4.42	4.70	5.02
A1	2.30	2.54	2.80
A3	2.50	2.76	3.10
b	0.55	0.70	0.85
b2	—	—	1.29
c	0.35	0.50	0.65
D	15.25	15.87	16.25
D1	13.97	14.47	14.97
D2	10.58	11.08	11.58
E	9.73	10.16	10.36
e		2.54BSC	
H1	6.40	6.68	7.00
L	12.48	12.98	13.48
L1	—	—	2.00
phi P	3.00	3.18	3.40
Q	3.05	3.30	3.55



Silan  
Microelectronics

# SVSP7N70F(D)(S)(FJD)D2\_Datasheet

## Disclaimer :

- Silan reserves the right to make changes to the information herein for the improvement of the design and performance without prior notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Silan products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Silan products could cause loss of body injury or damage to property.
- Silan will supply the best possible product for customers!

Part No.:	SVSP7N70F(D)(S)(FJD)D2	Document Type:	Datasheet
Copyright:	HANGZHOU SILAN MICROELECTRONICS CO.,LTD	Website:	<a href="http://www.silan.com.cn">http://www.silan.com.cn</a>

Rev.: 1.2

## Revision History:

1. Add SVSP7N70FJDD2

Rev.: 1.1

## Revision History:

1. Modify Crss and Fig 5

Rev.: 1.0

## Revision History:

1. First release