

60A, 30V N-CHANNEL MOSFET


DESCRIPTION

SVT03100ND is an N-channel enhancement mode power MOS field effect transistor which is produced using Silan's LVMOS technology. The improved process and cell structure have been especially tailored to minimize on-state resistance, provide superior switching performance and withstand high energy pulse in the avalanche and commutation mode.


This device is widely used in UPS, Power Management for Inverter Systems.

FEATURES

- 60A, 30V, $R_{DS(on)(typ.)}=8.5m\Omega @ V_{GS}=10V$
- Low gate charge
- Low Crss
- Fast switching
- Improved dv/dt capability



NOMENCLATURE



Package information.
Example: T:TO-220; D:TO-
252; MJ:TO-251J;
Channel polarity: N denotes N
channel, P denotes P channel

Resistance: R75 denotes $0.7m\Omega$; 7R5
denotes $7.5m\Omega$; 100 denotes $10m\Omega$; 101
denotes $100m\Omega$

ORDERING INFORMATION

Part No.	Package	Marking	Hazardous Substance Control	Packing
SVT03100NDTR	TO-252-2L	03100ND	Halogen free	Tape&Reel

ABSOLUTE MAXIMUM RATINGS (Unless otherwise noted, $T_c=25^\circ\text{C}$)

Characteristics		Symbol	Ratings	Unit
Drain-Source Voltage		V_{DS}	30	V
Gate-Source Voltage		V_{GS}	± 20	V
Drain Current	$T_c=25^\circ\text{C}$	I_D	60	A
	$T_c=100^\circ\text{C}$		38	
Drain Current Pulsed		I_{DM}	240	A
Power Dissipation ($T_c=25^\circ\text{C}$) -Derate above 25°C		P_D	54	W
			0.4	$\text{W}/^\circ\text{C}$
Single Pulsed Avalanche Energy (Note 1)		E_{AS}	85	mJ
Operation Junction Temperature Range		T_J	-55~+150	$^\circ\text{C}$
Storage Temperature Range		T_{stg}	-55~+150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristics	Symbol	Ratings	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.3	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.0	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS (Unless otherwise noted, $T_c=25^\circ\text{C}$)

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$	30	--	--	V
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=30\text{V}$, $V_{GS}=0\text{V}$	--	--	1.0	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{V}$, $V_{DS}=0\text{V}$	--	--	± 100	nA
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{GS}=V_{DS}$, $I_D=250\mu\text{A}$	1.0	--	3.0	V
Static Drain- Source On State Resistance	$R_{DS(on)}$	$V_{GS}=10\text{V}$, $I_D=15\text{A}$	--	8.5	10	$\text{m}\Omega$
Gate Resistance	R_G	f=1MHz		5.2		Ω
Input Capacitance	C_{iss}	f=1MHz, $V_{GS}=0\text{V}$, $V_{DS}=30\text{V}$	--	1208	--	pF
Output Capacitance	C_{oss}		--	145	--	
Reverse Transfer Capacitance	C_{rss}		--	117	--	
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=20\text{V}$, $V_{GS}=10\text{V}$, $R_G=6\Omega$, $I_D=15\text{A}$	--	4.7	--	ns
Turn-on Rise Time	t_r		--	34	--	
Turn-off Delay Time	$t_{d(off)}$		--	40	--	
Turn-off Fall Time	t_f		--	16	--	
Total Gate Charge	Q_g	(Notes 2,3) $V_{DD}=24\text{V}$, $V_{GS}=10\text{V}$, $I_D=15\text{A}$	--	26	--	nC
Gate-Source Charge	Q_{gs}		--	5.0	--	
Gate-Drain Charge	Q_{gd}		--	5.5	--	







SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I_S	Integral Reverse P-N Junction	--	--	60	A
Pulsed Source Current	I_{SM}	Diode in the MOSFET	--	--	240	
Diode Forward Voltage	V_{SD}	$I_S=15A, V_{GS}=0V$	--	--	1.4	V
Reverse Recovery Time	T_{rr}	$I_S=15A, V_{GS}=0V,$ $dI/dt=100A/\mu s$	--	13	--	ns
Reverse Recovery Charge	Q_{rr}	(Note 2)	--	0.005	--	μC

Notes:

1. $L=0.5mH, V_{DD}=15V, V_G=10V, R_G=25\Omega$, starting $T_J=25^\circ C$;
2. Pulse Test: Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$;
3. Essentially independent of operating temperature.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS (continued)

Figure 5. Capacitance Characteristics




Figure 6. Gate Charge




Figure 7. Breakdown Voltage vs. Temperature Characteristics




Figure 8. On-resistance vs. Temperature Characteristics







Figure 9. Max. Safe Operating Area







TYPICAL TEST CIRCUIT



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveform






PACKAGE OUTLINE

TO-252-2L

UNIT: mm



Disclaimer :

- Silan reserves the right to make changes to the information herein for the improvement of the design and performance without prior notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Silan products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Silan products could cause loss of body injury or damage to property.
- Silan will supply the best possible product for customers!

Part No.: SVT03100ND

Document Type: Datasheet

Copyright:

<http://www.silan.com.cn>

Rev.: 1.1

Revision History:

1. Modify the value of Qrr
 2. Update Ciss Curve of Fig 5

Rev.: 1.0

Revision History:

- ## 1. First release