


### N-channel Enhanced mode TO-251/TO-252 /TO-220F/TO-262N MOSFET

#### Features


- High ruggedness
- Low  $R_{DS(ON)}$  (Typ 1.0Ω)@ $V_{GS}=10V$
- Low Gate Charge (Typ 34nC)
- Improved dv/dt Capability
- 100% Avalanche Tested
- Application:LED, Charger, PC Power



$BV_{DSS}$  : 650V

$I_D$  : 8A

$R_{DS(ON)}$  : 1.0Ω



#### General Description

This power MOSFET is produced with advanced technology of SAMWIN.

This technology enable the power MOSFET to have better characteristics, including Fast switching time, low on resistance, low gate charge and especially excellent Avalanche characteristics.



#### Order Codes

Item	Sales Type	Marking	Package	Packaging
1	SW I 8N65DB	SW8N65DB	TO-251	TUBE
2	SW D 8N65DB	SW8N65DB	TO-252	REEL
3	SW F 8N65DB	SW8N65DB	TO-220F	TUBE
4	SW J 8N65DB	SW8N65DB	TO-262N	TUBE

#### Absolute maximum ratings

Symbol	Parameter	Value				Unit
		TO-251	TO-252	TO-220F	TO-262N	
$V_{DSS}$	Drain to source voltage	650				V
$I_D$	Continuous drain current (@ $T_C=25^\circ C$ )	8*				A
	Continuous drain current (@ $T_C=100^\circ C$ )	5*				A
$I_{DM}$	Drain current pulsed	(note 1)	32			A
$V_{GS}$	Gate to source voltage		±30			V
$E_{AS}$	Single pulsed avalanche energy	(note 2)	384			mJ
$E_{AR}$	Repetitive avalanche energy	(note 1)	23			mJ
dv/dt	Peak diode recovery dv/dt	(note 3)	5			V/ns
$P_D$	Total power dissipation (@ $T_C=25^\circ C$ )	178.6	156.3	17.9	181	W
	Derating factor above 25°C	1.43	1.25	0.14	1.45	W/°C
$T_{STG}, T_J$	Operating junction temperature & storage temperature		-55 ~ + 150			°C
$T_L$	Maximum lead temperature for soldering purpose, 1/8 from case for 5 seconds.		300			°C

\*. Drain current is limited by junction temperature.

#### Thermal characteristics

Symbol	Parameter	Value				Unit
		TO-251	TO-252	TO-220F	TO-262N	
$R_{thjc}$	Thermal resistance, Junction to case	0.7	0.8	7.0	0.69	°C/W
$R_{thja}$	Thermal resistance, Junction to ambient	90		52.7	66	°C/W

Electrical characteristic (  $T_C = 25^\circ\text{C}$  unless otherwise specified )

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
<b>Off characteristics</b>						
$\text{BV}_{\text{DSS}}$	Drain to source breakdown voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	650			V
$\Delta \text{BV}_{\text{DSS}} / \Delta T_J$	Breakdown voltage temperature coefficient	$I_{\text{D}}=250\mu\text{A}$ , referenced to $25^\circ\text{C}$		0.61		$^\circ\text{C}$
$I_{\text{DSS}}$	Drain to source leakage current	$V_{\text{DS}}=650\text{V}, V_{\text{GS}}=0\text{V}$			1	$\mu\text{A}$
		$V_{\text{DS}}=520\text{V}, T_C=125^\circ\text{C}$			50	$\mu\text{A}$
$I_{\text{GSS}}$	Gate to source leakage current, forward	$V_{\text{GS}}=30\text{V}, V_{\text{DS}}=0\text{V}$			100	nA
	Gate to source leakage current, reverse	$V_{\text{GS}}=-30\text{V}, V_{\text{DS}}=0\text{V}$			-100	nA
<b>On characteristics</b>						
$V_{\text{GS(TH)}}$	Gate threshold voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	2.5		4.5	V
$R_{\text{DS(ON)}}$	Drain to source on state resistance	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=4\text{A}$		1.0	1.2	$\Omega$
$G_{\text{fs}}$	Forward transconductance	$V_{\text{DS}}=30\text{V}, I_{\text{D}}=4\text{A}$		7		S
<b>Dynamic characteristics</b>						
$C_{\text{iss}}$	Input capacitance	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=25\text{V}, f=1\text{MHz}$		1770		pF
$C_{\text{oss}}$	Output capacitance			126		
$C_{\text{rss}}$	Reverse transfer capacitance			13		
$t_{\text{d(on)}}$	Turn on delay time	$V_{\text{DS}}=325\text{V}, I_{\text{D}}=8\text{A}, R_G=25\Omega, V_{\text{GS}}=10\text{V}$ (note 4,5)		22		ns
$t_r$	Rising time			34		
$t_{\text{d(off)}}$	Turn off delay time			72		
$t_f$	Fall time			32		
$Q_g$	Total gate charge	$V_{\text{DS}}=520\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=8\text{A}$ (note 4,5)		34		nC
$Q_{\text{gs}}$	Gate-source charge			9		
$Q_{\text{gd}}$	Gate-drain charge			14		
$R_g$	Gate resistance	$V_{\text{DS}}=0\text{V}$ , Scan F mode		1.6		$\Omega$


### Source to drain diode ratings characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_s$	Continuous source current	Integral reverse p-n Junction diode in the MOSFET			8	A
$I_{\text{SM}}$	Pulsed source current				32	A
$V_{\text{SD}}$	Diode forward voltage drop.	$I_s=8\text{A}, V_{\text{GS}}=0\text{V}$			1.4	V
$t_{\text{rr}}$	Reverse recovery time	$I_s=8\text{A}, V_{\text{GS}}=0\text{V}, dI_F/dt=100\text{A}/\mu\text{s}$		478		ns
$Q_{\text{rr}}$	Reverse recovery charge			4.3		$\mu\text{C}$


※. Notes

1. Repetitive rating : pulse width limited by junction temperature.
2.  $L=12\text{mH}, I_{\text{AS}}=8\text{A}, V_{\text{DD}}=50\text{V}, R_G=25\Omega$ , Starting  $T_J=25^\circ\text{C}$
3.  $I_{\text{SD}} \leq 8\text{A}$ ,  $dI/dt = 100\text{A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq \text{BV}_{\text{DSS}}$ , Starting  $T_J=25^\circ\text{C}$
4. Pulse Test : Pulse Width  $\leq 300\text{us}$ , duty cycle  $\leq 2\%$
5. Essentially independent of operating temperature.


**Fig. 1. On-state characteristics**




**Fig. 2. Transfer characteristics**




**Fig. 3. On-resistance variation vs. drain current and gate voltage**



**Fig. 4. On-state current vs. diode forward voltage**



**Fig 5. Breakdown voltage variation vs. junction temperature**



**Fig. 6. On-resistance variation vs. junction temperature**




Fig. 7. Maximum safe operating area(TO-251)




Fig. 8. Maximum safe operating area(TO-252)




Fig. 9. Maximum safe operating area(TO-220F)




Fig. 10. Maximum safe operating area(TO-262N)




Fig. 11. Gate charge characteristics




Fig. 12. Capacitance Characteristics




Fig. 13. Transient thermal response curve(TO-251)




Fig. 14 Transient thermal response curve(TO-252)




Fig. 15. Transient thermal response curve(TO-220F)




Fig. 16. Transient thermal response curve(TO-262N)




Fig. 17. Gate charge test circuit & waveform




Fig. 18. Switching time test circuit & waveform




Fig. 19. Unclamped Inductive switching test circuit & waveform





Fig. 20. Peak diode recovery dv/dt test circuit & waveform



### DISCLAIMER

- \* All the data & curve in this document was tested in XI'AN SEMIPOWER TESTING & APPLICATION CENTER.
- \* This product has passed the PCT, TC, HTRB, HTGB, HAST, PC and Solderdunk reliability testing.
- \* Qualification standards can also be found on the Web site (<http://www.semipower.com.cn>)
- \* Suggestions for improvement are appreciated, Please send your suggestions to [samwin@samwinsemi.com](mailto:samwin@samwinsemi.com)