

General Description

The SY20268 is a high efficiency 1MHz synchronous step-down DC/DC regulator capable of delivering up to 6A output current.

The SY20268 operates over a wide input voltage range from 2.7V to 5.5V and integrates main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

Ordering Information

SY20268 □(□)□□
 □ Temperature Code
 □ Package Code
 □ Optional Spec Code

Ordering Number	Package Type	Note
SY20268QMC	QFN2×2-10	----

Features

- Low $R_{DS(ON)}$ for Internal Switches (Top/Bottom): 35/15mΩ
- 2.7-5.5V Input Voltage Range
- Pseudo-constant Frequency: 1MHz
- External Adjustable Soft-start Limits the Inrush Current
- Power Good Indicator
- Output Auto Discharge at Shutdown
- Latch-off Protection under Short-circuit and OVP Conditions
- RoHS Compliant and Halogen Free
- Compact Package: QFN2×2-10
- Built-in Over-temperature Protection.

Applications

- Notebook PC
- Server

Typical Applications





Figure1. Schematic Diagram

Pinout (top view)



Top Mark: SY20268QMC: KTxyz (Device code: KT; *x*=year code, *y*=week code, *z*=lot number code)

Pin Name	Pin Number	Pin Description
VIN	1	Power input pin. Decouple this pin to the GND pin with a 22μF ceramic capacitor.
LX	2,5,6	Inductor pin. Connect this pin to the switching node of the inductor.
GND	3	Ground pin.
EN	4	Enable control pin. Pulled high to turn on. Do not leave this pin floating.
FB	7	Feedback pin. Connect this pin to the center point of the output resistor divider (as shown in Figure1) to program the output voltage: $V_{OUT}=0.6V \times (1+R_H/R_L)$
SS	8	Soft-start programming pin. Connect a capacitor from this pin to the ground to program the soft-start. $t_{SS}=C_{SS} \times 10^5$ s. If the SS is floating, minimum soft-start time is 200μs.
PG	9	Power good indicator (Open-drain output). Low if the output < 90% of the regulation voltage; High otherwise. Connect a pull-up resistor to the input.
OUT	10	Output voltage sensing pin.



Block Diagram




Figure2. Block Diagram

Absolute Maximum Ratings (Note 1)

Supply Input Voltage	-----	-0.3V to 6.0V
LX Voltage	-----	-0.3V ^(*1) to 6V ^(*2)
All other pins	-----	-0.3V to V _{IN} + 0.6V
Power Dissipation, P _D @ T _A =25°C QFN2×2-10	-----	2.5W
Package Thermal Resistance (Note 2)		
θ _{JA}	-----	50°C/W
θ _{JC}	-----	10°C/W
Junction Temperature Range	-----	150°C
Lead Temperature (Soldering, 10 sec.)	-----	260°C
Storage Temperature Range	-----	-65°C to 150°C

(*1) LX Voltage Tested Down to -5V<10ns

(*2) LX Voltage Tested Up to +7V<50ns

Recommended Operating Conditions (Note 3)

Supply Input Voltage	-----	2.7V to 5.5V
Junction Temperature Range	-----	-40°C to 125°C
Ambient Temperature Range	-----	-40°C to 85°C

Electrical Characteristics

($V_{IN} = 5V$, $V_{OUT} = 2.5V$, $L = 0.68\mu H$, $C_{OUT} = 22\mu F \times 2$, $T_A = 25^\circ C$, $I_{MAX} = 1A$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Range	V_{IN}		2.7		5.5	V
Shutdown Current	I_{SHDN}	EN=0		0.1	1	μA
Quiescent Current	I_Q	$I_{OUT}=0$, $V_{FB}=V_{REF} \times 105\%$		50		μA
Feedback Reference Voltage	V_{REF}		0.594	0.6	0.606	V
PG Rising Threshold to Regulation Level Ratio				90		%
OVP Latch-off Protection Threshold	V_{OVP}			120		%
OVP Latch-off Protection Delay Time				40		μs
PFET R_{ON}	$R_{DS(ON),P}$			35		$m\Omega$
NFET R_{ON}	$R_{DS(ON),N}$			15		$m\Omega$
Valley Current Limit	I_{LIM}		6		7.5	A
EN Rising Threshold	V_{ENH}		1.5			V
EN Falling Threshold	V_{ENL}				0.4	V
Input UVLO Threshold	V_{UVLO}				2.65	V
UVLO Hysteresis	V_{HYS}			0.2		V
ON Time	t_{ON}	$V_{IN}=5V$, $V_{OUT}=1.2V$, $I_{OUT}=1A$		240		ns
Min OFF Time				130		ns
Max Duty	D_{MAX}			80		%
Thermal Shutdown Temperature	T_{SD}			150		$^\circ C$
Thermal Shutdown Hysteresis				15		$^\circ C$
Output Discharge Resistor	R_{DSCH}			70		Ω


Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^\circ C$ on a four-layer Silergy evaluation board.


Note 3: The device is not guaranteed to function outside its operating conditions.

Typical Performance Characteristics


Efficiency vs. Load Current



Efficiency vs. Load Current




Efficiency vs. Load Current




Output Ripple

($V_{IN}=5V, V_{OUT}=1.8V, I_O=0A$)




Output Ripple

($V_{IN}=5V, V_{OUT}=1.8V, I_O=0.6A$)




Output Ripple

($V_{IN}=5V, V_{OUT}=1.8V, I_O=3A$)




Output Ripple
($V_{IN}=5V$, $V_{OUT}=1.8V$, $I_O=6A$)




Time (400ns/div)

Load Transient
($V_{IN}=5V$, $V_{OUT}=1.8V$, $I_O=0-3A$)




Time (40us/div)

Load Transient
($V_{IN}=5V$, $V_{OUT}=1.8V$, $I_O=0.6-6A$)




Time (40us/div)

Startup from Enable
($V_{IN}=5V$, $V_{OUT}=1.8V$, $C_{SS}=10nF$, Null Load)




Time (2ms/div)

Shutdown from Enable
($V_{IN}=5V$, $V_{OUT}=1.8V$, Null Load)




Time (10ms/div)

Startup from Enable
($V_{IN}=5V$, $V_{OUT}=1.8V$, $C_{SS}=10nF$, $I_O=6A$)




Time (2ms/div)

Shutdown from Enable
 ($V_{IN}=5V, V_{OUT}=1.8V, I_o=6A$)




Time (4us/div)

Hard Short Protection
 ($V_{IN}=5V, V_{OUT}=1.8V, I_{Load}=6A$ To Short)



Time (1ms/div)

OVP Latch Off
 ($V_{IN}=5V, V_{OUT}=1.8V, \text{Null Load}$)



Time (200us/div)

Operation

The SY20268 is a synchronous Buck regulator that integrates the PWM control, top and bottom switches on the same die to minimize the switching losses and conduction losses. With ultra low $R_{DS(ON)}$ power switches and proprietary PWM control, this regulator achieves a higher efficiency with high switching frequency to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.

The SY20268 provides protection functions such as cycle-by-cycle current limit and thermal shutdown protection. The SY20268 will sense the output voltage conditions for the fault protection.

If the DC output voltage is about 3% over the regulation level, both switches will turn off and remain in this off state. If the DC voltage is about 20% over the regulation level, the IC will be latched-off after about 40 μ s delay time for the over voltage protection. If the DC voltage is below 33% of the regulation level, the IC will be latched-off after a short delay time for the short circuit protection.


Applications Information

Because of the high integration in the SY20268, the application circuit based on this regulator is rather simple. Only the input capacitor C_{IN} , the output capacitor C_{OUT} , the inductor L and the feedback resistors (R_1 and R_2) need to be selected for the targeted applications.

Feedback Resistor Divider R_1 and R_2

Choose R_1 and R_2 to program the proper output voltage. To minimize the power consumption under light load, it is desirable to choose large resistance values for both R_1 and R_2 . A value of between 10k Ω and 1M Ω is recommended for both resistors. If $R_1=100k\Omega$ is chosen, then R_2 can be calculated to be:

$$R_2 = \frac{0.6R_1}{V_{OUT} - 0.6} (\Omega)$$



Input Capacitor C_{IN}

This ripple current through the input capacitor is calculated as:

$$I_{CIN_RMS} = I_{OUT} \times \sqrt{D(1-D)} (A)$$

This formula has a maximum at $V_{IN}=2 \times V_{OUT}$ condition, where $I_{CIN_RMS}=I_{OUT}/2$.

With the maximum load current at 6A, a typical X5R or better grade ceramic capacitor with 6.3V rating and greater than 22 μ F capacitance can handle this ripple current well. To minimize the potential noise problem, this ceramic capacitor should be placed really close to the V_{IN} and the GND pins. Care should be taken to minimize the loop area formed by C_{IN} , and the V_{IN}/GND pins.

Output Capacitor C_{OUT}

Both steady state ripple and transient requirements must be taken into account when selecting this capacitor. For the best performance, it is recommended to use an X5R or better grade ceramic capacitor with 6.3V rating and greater than two 22 μ F capacitors.

Output Inductor L :

There are several considerations in choosing this inductor.

- 1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum average input current. The inductance is calculated as:

$$L = \frac{V_{OUT}(1 - V_{OUT}/V_{IN_MAX})}{f_{SW} \times I_{OUT_MAX} \times 40\%} (H)$$

Where f_{SW} is the switching frequency and I_{OUT_MAX} is the maximum load current.

The SY20268 is less sensitive to the ripple current variations. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

- 2) The saturation current rating of an inductor must be selected to guarantee an adequate margin to the peak inductor current under full load conditions.

$$I_{SAT, MIN} > I_{OUT, MAX} + \frac{V_{OUT}(1 - V_{OUT}/V_{IN_MAX})}{2 \times f_{SW} \times L}$$

- The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with $DCR < 15m\Omega$ to achieve a good overall efficiency.

Enable Operation

Pulling the EN pin low ($< 0.4V$) will shut down the device. During the shutdown, the SY20268 shutdown current drops to lower than $0.1\mu A$. Driving the EN pin high ($> 1.5V$) will turn on the IC again.

Power Good Indication

PG is an open-drain output pin. Connect an above $100k$ pull-up resistor to the VIN. The PG pin will output high immediately after the output voltage exceeds 90% of the normal output voltage.

Soft-start Programming

The SY20268 provides an external soft-start pin that gradually raises the output voltage. The soft-start time can be programmed by the external capacitor across the SS pin and the GND. The soft-start time is calculated as:

$$t_{SS} = \text{MAX}(200\mu s, C_{SS} \times 10^5 \text{ s})$$

If a $10nF$ capacitor is used, the typical soft-start will be $1ms$. If leaving the SS pin floating, the internal soft-start time will be $200\mu s$.

Load Transient Considerations:

The SY20268 integrates the compensation components to achieve good stability and fast transient responses. Adding a $22pF \sim 220pF$ ceramic capacitor in parallel with R_1 may further speed up the load transient responses.

Layout Design:

To achieve a higher efficiency and better noise immunity, following components should be placed close to the IC: C_{IN} , L, R_1 and R_2 .

- It is desirable to maximize the PCB copper area connecting to the GND pin to achieve the best thermal and noise performance. Reasonable vias are suggested to be placed underneath the ground pad to enhance the soldering quality and thermal performance.
- The decoupling capacitor of the VIN must be placed close enough to the pins. The loop area formed by the capacitors and the GND must be minimized.
- The PCB copper area associated with the LX pin must be minimized to improve the noise immunity.
- The components R_1 , R_2 and the trace connecting to the FB/OUT pin must NOT be adjacent to the LX node on the PCB layout to minimize the noise coupling to the FB/OUT pin.






Figure3. PCB Layout Suggestion


QFN2×2-10 Package Outline




Top View



Bottom View



Side View




**Recommended PCB Layout
(Reference only)**


Notes: All dimension in millimeter and exclude mold flash & metal burr

Taping & Reel Specification

1. QFN2×2-10 taping orientation



2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
DFN2×2	8	4	7"	400	160	3000

3. Others: NA

**IMPORTANT NOTICE**

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2018 Silergy Corp.

All Rights Reserved.