

1024 x 8 Static Random Access Memory

Features

- 120nsec Maximum Access Time
- Fully Static Operation:
No Clocks or Strobes Required
- Automatic \overline{CE} Power Down
- Identical Cycle and Access Times
- Single +5V Supply ($\pm 10\%$)
- Pin Compatible with 2716 16K EPROM
- Totally TTL Compatible:
All Inputs and Outputs
- Common Data Input and Output
- Three-State Output
- Output Enable Function (\overline{OE})

Description

The Synertek SY2158 is a 8192 bit static Random Access Memory organized 1024 words by eight bits and is fabricated using Synertek's new scaled n-channel silicon gate technology. It is designed using fully static circuitry, therefore requiring no clocks or refreshing to operate. The common data input and three-state output pins optimize compatibility with systems utilizing a bidirectional data bus.


The SY2158 offers an automatic power down feature under the control of the chip enable (\overline{CE}) input. When \overline{CE} goes high, deselecting the chip, the device will automatically power down and remain in a standby power mode as long

as \overline{CE} remains high. This feature provides significant system level power savings.


The SY2158 is available in two versions. For the "A" version, the select reference input (A_R) must be at V_{IL} and for the "B" version A_R must be at V_{IH} .

The SY2158 is pin compatible with 16K ROMs, EPROMs and E²PROMs thus offering the user the flexibility of switching between RAM, ROM, EPROM, and E²PROM with a minimum of board layout changes.

Pin Configuration



Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias	-10°C to 85°C
Storage Temperature	-65°C to 150°C
Voltage on Any Pin with Respect to Ground	-3.5V to +7V
Power Dissipation	1.0W

Comment*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Characteristics $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$ (Unless otherwise specified)

Symbol	Parameter	2158-2/-3/-4		Unit	Conditions
		Min.	Max.		
I_{L1}	Input Load Current (All input pins)		10	μA	$V_{CC} = \text{Max}$, $V_{IN} = \text{Gnd}$ to V_{CC}
I_{LO}	Output Leakage Current		10	μA	$\bar{CE} = V_{IH}$, $V_{CC} = \text{Max}$ $V_{OUT} = \text{Gnd}$ to 4.5V
I_{CC}	Power Supply Current	95	mA	$T_A = 25^\circ\text{C}$	$V_{CC} = \text{Max}$, $\bar{CE} = V_{IL}$
		100	mA	$T_A = 0^\circ\text{C}$	Outputs Open
I_{SB}	Standby Current		20	mA	$V_{CC} = \text{Min}$ to Max , $\bar{CE} = V_{IH}$
I_{PO}	Peak Power-on Current Note 6		40	mA	$V_{CC} = \text{Gnd}$ to V_{CC} Min $\bar{CE} = \text{Lower of } V_{CC} \text{ or } V_{IH} \text{ Min.}$
V_{IL}	Input Low Voltage	-3.0	0.8	V	
V_{IH}	Input High Voltage	2.0	6.0	V	
V_{OL}	Output Low Voltage		0.4	V	$I_{OL} = 3.2 \text{ mA}$
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -1.0 \text{ mA}$

Capacitance $T_A = 25^\circ\text{C}$, $f = 1.0 \text{ MHz}$

Symbol	Test		Typ.	Max.	Unit
	C _{OUT}	Output Capacitance			
C _{IN}	Input Capacitance			5	pF
				5	pF

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. Characteristics $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$ (Note 7)**READ CYCLE**

Symbol	Parameter	2158-2		2158-3		2158-4		Unit	Conditions
		Min.	Max.	Min.	Max.	Min.	Max.		
t _{RC}	Read Cycle Time	120		150		200		ns	
t _{AA}	Address Access Time		120		150		200	ns	
t _{ACE}	Chip Enable Access Time		120		150		200	ns	
t _{AOE}	Output Enable Access Time		50		60		70	ns	
t _{OH}	Output Hold from Address Change	10		10		10		ns	
t _{LZ}	Output Low Z Time	10		10		10		ns	Note 5
t _{HZ}	Output High Z Time	0	40	0	50	0	60	ns	Note 5
t _{PU}	Chip Enable to Power Up Time	0		0		0		ns	
t _{PD}	Chip Disable to Power Down Time		60		80		100	ns	


WRITE CYCLE

t _{WC}	Write Cycle Time	120		150		200		ns	
t _{CW}	Chip Enable to End of Write	90		120		150		ns	
t _{AW}	Address Valid to End of Write	90		120		150		ns	
t _{AS}	Address Setup Time	0		0		0		ns	
t _{WP}	Write Pulse Width	70		90		120		ns	
t _{WR}	Write Recovery Time	0		0		0		ns	
t _{DW}	Data Valid to End of Write	50		70		90		ns	
t _{DH}	Data Hold Time	0		0		0		ns	
t _{WZ}	Write Enabled to Output in High Z	0	40	0	50	0	60	ns	Note 5
t _{OW}	Output Active from End of Write	0		0		0		ns	Note 5


(See following page for notes)

Timing Diagrams


READ CYCLE NO. 1 (NOTES 1 and 2)



READ CYCLE NO. 2 (NOTES 1 and 3)




WRITE CYCLE NO. 1 (NOTE 4)




Notes:


1. \overline{WE} is high for Read Cycles.
2. Device is continuously selected, $\overline{CE} = \overline{OE} = V_{IL}$.
3. Addresses valid prior to or coincident with \overline{CE} transition low.
4. If \overline{CE} goes high simultaneously with WE high, the outputs remain in the high impedance state.
5. Transition is measured $\pm 500\text{mV}$ from low or high impedance voltage with load B. This parameter is sampled and not 100% tested.
6. A pullup resistor to V_{CC} on the \overline{CE} input is required to keep the device deselected: otherwise, power-on current approaches I_{CC} active.
7. A minimum 0.5 ms time delay is required after application of V_{CC} (+5V) before proper device operation is achieved.

WRITE CYCLE NO. 2 ($\overline{OE} = V_{IL}$) (NOTE 4)

A.C. Testing Input, Output Waveform



A.C. Testing Load Circuit



Package Availability 24 Pin Molded DIP

Ordering Information

Order Number	Access Time (Max)	Operating Current (Max)	Standby Current (Max)	Package Type	A_R
SYP2158A-2	120ns	100mA	20mA	Molded DIP	V_{IL}
SYP2158A-3	150ns	100mA	20mA	Molded DIP	V_{IL}
SYP2158A-4	200ns	100mA	20mA	Molded DIP	V_{IL}
SYP2158B-4	120ns	100mA	20mA	Molded DIP	V_{IL}
SYP2158B-3	150ns	100mA	20mA	Molded DIP	V_{IL}
SYP2158B-2	200ns	100mA	20mA	Molded DIP	V_{IL}