

### **General Description**

SY5002C is a single stage Flyback controller targeting at Constant Current / Constant Voltage (CC/CV) applications. Both current and voltage regulation are achieved by primary side control technology for low cost application. To achieve higher efficiency and better EMI performance, SY5002C drives Flyback converters in the Quasi-Resonant mode and adaptive PWM/PFM control. In addition, SY5002C has cable compensation to regulate the output voltage for better load regulation at cable terminal.

# **Ordering Information**



Ordering Number	Package type	Note
SY5002CABC	SOT23-6	

### Features

- Primary side CV/CC control eliminates the optocoupler.
- Valley turn-on of the primary MOSFET to achieve low switching losses
- Internal CC/CV loop compensation
- The self-adaption compensation for better stability
- PWM/PFM control for higher average efficiency
- Fast dynamic load transient response
- Cable compensation for better load regulation
- Low start up current: 4µA Max
- Reliable protections for OVP, SCP, OTP
- Reliable protections for safety requirement
- Maximum switching frequency limitation 125kHz
- Compact package: SOT23-6

## Applications

- AC/DC adapters
- Battery Chargers



Figure 1. Schematic Diagram

AN\_SY5002C Rev.0.9A 殷先生:13380368939 Silergy Corp. Confidential- Prepared for Customer Use Only QQ : 2107076469

1



# Pinout (top view)



Top Mark: ZSxyz (device code: ZS, x=year code, y=week code, z= lot number code)

Pin	Name	Description
1	ISEN	Current sense pin. Connect this pin to the source of the primary switch.
2	GND	Ground pin.
3	NC	Not used
4	VSEN	Inductor current zero-crossing detection pin. This pin receives the auxiliary winding voltage by a resistor
•	V DEI V	divider and detects the inductor current zero crossing point.
5	VIN	Power supply pin.
6	DRV	Gate driver pin. Connect this pin to the gate of primary MOSFET.



# Absolute Maximum Ratings (Note 1)

VIN	
DRV	
Supply Current IVIN	20mA
ISEN	
VSEN	
Power Dissipation, @ TA = 25°C SOT23-6	0.6W
Package Thermal Resistance (Note 2)	
SOT23-6, θ <sub>JA</sub>	170°C/W
SOT23-6, θ <sub>JC</sub>	130°C/W
Temperature Range	
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	

# Recommended Operating Conditions (Note 3)

VIN DRV	9V~17 5V
	J 17.5 V
Junction Temperature Range	40°C to 125°C
Ambient Temperature Range	
	10 0 10 105 0

## **Block Diagram**



AN\_SY5002C Rev.0.9A 殷先生:13380368939 Silergy Corp. Confidential- Prepared for Customer Use Only 3 QQ: 2107076469



### **Electrical Characteristics**

 $(V_{IN} = 12V \text{ (Note 3)}, T_A = 25^{\circ}C \text{ unless otherwise specified)}$ 

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Supply Section	<u>.</u>					
VIN turn-on threshold	V <sub>VIN,ON</sub>		13.7	14.7	15.7	V
VIN turn-off threshold	V <sub>VIN,OFF</sub>		6.3	7	8.3	V
VIN OVP voltage	V <sub>VIN,OVP</sub>		17.5	18.5	19.5	V
Start up current	I <sub>ST</sub>	V <sub>VIN</sub> <v<sub>VIN,OFF</v<sub>		1.2	4	μA
Operating current	I <sub>VIN</sub>	C <sub>L</sub> =500pF,f=100kHz		1.5		mA
Quiescent current	IQ	CL=0, f=2kHz	100	300	600	μA
Shunt current in OVP mode	I <sub>VIN,OVP</sub>	V <sub>VIN</sub> >V <sub>VIN,OVP</sub>		9		mA
Current Feedback Modulator S	ection					
Internal reference voltage	V <sub>REF</sub>		0.414	0.42	0.426	V
ISEN Sense Section						
Comment limit of one of the set	N	$V_{FBV} < 0.4V$		0.7		V
Current limit reference voltage	V ISEN,LIM	$V_{FBV} > 0.4V$	0.9	1	1.1	V
Latch voltage for ISEN	V <sub>ISEN.EX</sub>			2		V
VSEN Pin Section		•	•			•
OVP voltage threshold	V <sub>VSEN.OVP</sub>		1.40	1.45	1.55	V
VSEN pin voltage reference	V <sub>VSEN.REF</sub>		1.232	1.25	1.268	V
Cable compensation coefficient	K <sub>3</sub>			17.5		μA/V
Gate Driver Section				1	1	
Gate driver voltage	V <sub>Gate</sub>			12		V
Maximum source current	I <sub>SOURCE.MAX</sub>			120		mA
Maximum sink current	I <sub>SINK,MAX</sub>			500		mA
Max ON Time	T <sub>ON.MAX</sub>			24		μs
Min ON Time	T <sub>ON.MIN</sub>		150	250	400	ns
Max OFF Time	T <sub>OFF,MAX</sub>		400	500	650	μs
Min OFF Time	T <sub>OFF,MIN</sub>		1.2	1.4	1.6	μs
Minimum switching period	T <sub>PERIOD,MIN</sub>		7	8	9	μs
Thermal Section						
Thermal shutdown temperature	T <sub>SD</sub>			150		°C

**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2**:  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}C$  on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 20z copper, with minimum recommended pad on top layer and thermal via to bottom layer ground plane.

Note 3: Increase VIN pin voltage gradually higher than  $V_{VIN,ON}$  voltage then turn down to 12V.



## Operation

SY5002C is a high performance Flyback controller with primary side control and constant current and constant voltage regulation.

The Device provides primary side control to eliminate the opto-isolators or the secondary feedback circuits, which would cut down the cost of the system.

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which turn ON the power MOSFET when the voltage across Drain and Source is at its lowest point; the start up current of the device is rather small ( $4\mu A$  max) to reduce the standby power loss further.

In order to improve the stability, the self-adaption compensation is applied.

The device provides reliable protections such as Over Voltage Protection (OVP), Short Circuit Protection (SCP), Over Temperature Protection (OTP), Output voltage OVP protection, VSEN pin short protection, etc..

SY5002C can be applied in AC/DC adapters, Battery Chargers and other consumer electronics.

SY5002C is available with SOT23-6 package.

## **Applications Information**

### <u>Start up</u>

After AC supply or DC BUS is powered on, the capacitor  $C_{VIN}$  across VIN and GND pin is charged up by BUS voltage through a start up resistor  $R_{ST}$ . Once  $V_{VIN}$  rises up to  $V_{VIN-ON}$ , the internal blocks start to work.  $V_{VIN}$  will be pulled down by internal consumption of IC until the auxiliary winding of Flyback transformer could supply enough energy to maintain  $V_{VIN}$  above  $V_{VIN-OFF}$ .

The whole start up procedure is divided into two sections shown in Fig.2.  $t_{STC}\,$  is the  $C_{VIN}$  charged up section, and  $t_{STO}$  is the output voltage built-up section. The start up time  $t_{ST}$  composes of  $t_{STC}$  and  $t_{STO}$ , and usually  $t_{STO}$  is much smaller than  $t_{STC}.$ 



SY5002C

The start up resistor  $R_{\text{ST}}$  and  $C_{\text{VIN}} \text{are designed by rules}$  below:

(a) Preset start-up resistor  $R_{ST}$ , make sure that the current through  $R_{ST}$  is larger than  $I_{ST}$  and smaller than  $I_{VIN\_OVP}$ 

$$\frac{V_{\text{BUS}}}{I_{\text{VIN OVP}}} < R_{\text{ST}} < \frac{V_{\text{BUS}}}{I_{\text{ST}}} (1)$$

Where  $V_{BUS}$  is the BUS line voltage.

(b) Select  $C_{VIN}$  to obtain an ideal start up time  $t_{ST}$ , and ensure the output voltage is built up at one time.

$$C_{VIN} = \frac{\left(\frac{V_{BUS}}{R_{ST}} - I_{ST}\right) \times t_{ST}}{V_{VIN\_ON}} (2)$$

(c) If the  $C_{VIN}$  is not big enough to build up the output voltage at one time. Increase  $C_{VIN}$  and decrease  $R_{ST}$ , go back to step (a) and redo such design flow until the ideal start up procedure is obtained.

#### Shut down

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of Flyback transformer can not supply enough energy to VIN pin,  $V_{VIN}$  will drop down. Once  $V_{VIN}$  is below  $V_{VIN-OFF}$ , the IC will stop working.

#### **Quasi-Resonant operation(valley detection)**

QR mode operation provides low turn-on switching losses for Flyback converter.



SY5002C



The voltage across drain and source of the primary MOSFET is reflected by the auxiliary winding of the Flyback transformer. VSEN pin detects the voltage across the auxiliary winding by a resistor divider. When the voltage on VSEN pin across zero, the MOSFET would be turned on after 400ns delay.

#### Output voltage control(CV control)

In order to achieve primary side constant voltage control, the output voltage is detected by the auxiliary winding voltage.



Fig.4 VSEN pin connection

As shown in Fig.5, during OFF time, the voltage across the auxiliary winding is

$$V_{AUX} = (V_{OUT} + V_{D-F}) \times \frac{N_{AUX}}{N_s}$$
(3)

 $N_{AUX}$  is the turns of auxiliary winding;  $N_S$  is the turns of secondary winding;  $V_{D-F}$  is the forward voltage of the power diode.

At the current zero-crossing point,  $V_{D-F}$  is nearly zero, so  $V_{OUT}$  is proportional with  $V_{AUX}$  exactly. The voltage of this point is sampled by the IC as the feedback of output voltage. The resistor divider is designed by

$$\frac{V_{\text{VSEN-REF}}}{V_{\text{OUT}}} = \frac{R_{\text{VSEND}}}{R_{\text{VSENU}} + R_{\text{VSEND}}} \times \frac{N_{\text{AUX}}}{N_{\text{S}}}$$
(4)

Where  $V_{VSEN-REF}$  is the internal voltage reference.

AN\_SY5002CRev.0.9A



Fig.5 Auxiliary winding voltage waveforms

#### Output current control(CC control)

The output current is regulated by SY5002C with primary side detection technology, the maximum output current  $I_{\rm OUT-LIM}$  can be set by

$$I_{\text{OUT-LIM}} = \frac{k_1 \times V_{\text{REF}} \times N_{\text{PS}}}{R_s}$$
(5)

Where  $k_1$  is the output current weight coefficient;  $V_{REF}$  is the internal reference voltage;  $R_S$  is the current sense resistor.

 $k_{1}$  and  $V_{\text{REF}}$  are all internal constant parameters,  $I_{\text{OUT-LIM}}$  can be programmed by  $N_{\text{PS}}$  and  $R_{\text{S}}.$ 

$$\mathbf{R}_{\mathrm{S}} = \frac{\mathbf{k}_{1} \times \mathbf{V}_{\mathrm{REF}} \times \mathbf{N}_{\mathrm{PS}}}{\mathbf{I}_{\mathrm{OUT}}}$$
(6)

K<sub>1</sub> is set to 0.5

When over current operation or short circuit operation happens, the output current will be limited at  $I_{OUT-LIM}$ . The V-I curve is shown as Fig.6.

v.0.9A Silergy Corp. Confidential- Prepared for Customer Use Only 6





The IC provides line regulation modification function to improve line regulation performance of the output current.

Due to the sample delay of ISEN pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage  $\Delta V_{ISEN-C}$  is added to ISEN pin during ON time to improve such performance. This  $\Delta V_{ISEN-C}$  is adjusted by the upper resistor of the divider connected to VSEN pin.

$$\Delta V_{\text{ISEN-C}} = V_{\text{BUS}} \times \frac{N_{\text{AUX}}}{N_{\text{P}}} \times \frac{1}{R_{\text{VSENU}}} \times k_2$$
(7)

Where  $R_{VSENU}$  is the upper resistor of the divider;  $k_2$  is an internal constant as the modification coefficient.

The compensation is mainly related with  $R_{VSENU}$ , larger compensation is achieved with smaller  $R_{VSENU}$ . Normally,  $R_{VSENU}$  ranges from 50k $\Omega$ ~150k $\Omega$ .

#### **Cable compensation**

SY5002C has cable compensation to regulate the output voltage for better load regulation at cable terminal. When the converter output load increases from no load to full load, the voltage drops on the output cable are compensated by decreasing the voltage feedback signals, which is shown by Fig. 7.



Fig. 7 Cable compensation

$$R_{_{Cable}} = 2k_{_{3}} \cdot R_{_{S}} \cdot \frac{N_{_{S}}}{N_{_{P}}} \cdot R_{_{VSENU}} \cdot \frac{N_{_{S}}}{N_{_{AUX}}} (8)$$
  
k<sub>3</sub> is set to17.5µA/V

 $R_{cable}$  is the resistance on the cable. The cable compensation effect can be adjusted by change the resistance of  $R_{VSENU}$  to achieve good load regulation of different output cables. The larger  $R_{VSENU}$ , the stronger cable compensation effect will be achieved.

If the output current is below 10% the OCP point, there is no cable compensation.

#### Short circuit protection (SCP)

There are two kinds of situations, one is the valley signal cannot be detected by VSEN, the other is the valley signal can be detected by VSEN.

When the output is shorted to ground, the output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so valley signal cannot be detected by VSEN. There are two cases , the one is without valley detection, MOSFET cannot be turned on until maximum off time is reached. If MOSFET is turned on with maximum off-time for 64 times continuously which can not detected valley, IC will be shut down and enter into hiccup mode. The other is that IC will be shut down and enter into hiccup mode when  $V_{VIN-OFF}$  within 64 times .

When the output voltage is not low enough to disable valley detection in short condition, SY5002C will operate in CC mode until VIN is below  $V_{IN-OFF}$ .

In order to guarantee SCP function not effected by voltage spike of auxiliary winding, a filter resistor  $R_{AUX}$  is needed.



Fig. 8 Filter resistor R<sub>AUX</sub>

#### **Output voltage OVP protection**

The secondary maximum voltage is limited by the SY5002C.When the VSEN pin signal exceeds 1.45V, SY5002C will stop switching and discharge the VIN



voltage. Once  $V_{\text{VIN}}$  is below  $V_{\text{VIN-OFF}},$  the IC will shut down and be charged again by HV start up.

#### **VSEN pin short protection**

The SY5002C has a protection against faults caused by a shorted VSEN pin or a shorted pull-down resistor. During start-up, the voltage on the VSEN pin is monitored. In normal situations, the voltage on the VSEN pin reaches the sense protection trigger level. When the VSEN voltage does not reach this level, the VSEN pin is shorted and the protection is activated. The IC stops switching and discharge the VIN voltage. Once  $V_{VIN}$  is below  $V_{VIN-OFF}$ , the IC will shut down and be charged again by HV start up. In order to ensure reliable detection, the pull-down resistor should larger than  $2k\Omega$ .

### **Power Device Design**

#### **Mosfet and Diode**

When the operation condition is with maximum input voltage and full load, the voltage stress of MOSFET and secondary power diode is maximized;

$$V_{\text{MOS}\_DS\_MAX} = \sqrt{2} V_{\text{AC}\_MAX} + N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D}\_F}) + \Delta V_{\text{S}} (8)$$
$$V_{\text{D}\_R\_MAX} = \frac{\sqrt{2} V_{\text{AC}\_MAX}}{N_{\text{PS}}} + V_{\text{OUT}} (9)$$

Where  $V_{AC-MAX}$  is maximum input AC RMS voltage;  $N_{PS}$  is the turns ratio of the Flyback transformer;  $V_{OUT}$  is the rated output voltage;  $V_{D-F}$  is the forward voltage of secondary power diode;  $\Delta V_S$  is the overshoot voltage clamped by RCD snubber during OFF time.

When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

$$\begin{split} &I_{\text{MOS}_{PK}\text{_MAX}} = I_{P_{PK}\text{_MAX}} (10) \\ &I_{\text{MOS}_{RMS}\text{_MAX}} = I_{P_{RMS}\text{_MAX}} (11) \\ &I_{D_{PK}\text{_MAX}} = N_{PS} \times I_{P_{PK}\text{_MAX}} (12) \\ &I_{D_{AVG}} = I_{\text{OUT}} (13) \end{split}$$

Where  $I_{P-PK-MAX}$  and  $I_{P-RMS-MAX}$  are maximum primary peak current and RMS current, which will be introduced later.

#### Transformer (N<sub>PS</sub> and L<sub>M</sub>)

 $N_{\text{PS}}$  is limited by the electrical stress of the power MOSFET:

$$N_{PS} \le \frac{V_{MOS\_(BR)DS} \times 90\% - \sqrt{2}V_{AC\_MAX} - \Delta V_{S}}{V_{OUT} + V_{D\_F}}$$
(14)

Where  $V_{MOS,(BR)DS}$  is the breakdown voltage of the power MOSFET.

In Quasi-Resonant mode, each switching period cycle  $t_s$  consists of three parts: current rising time  $t_1$ , current

falling time  $t_2$  and quasi-resonant time  $t_3$  shown in Fig.9.



Fig.9 Switching waveforms

When the operation condition is with minimum input AC RMS voltage and full load, the switching frequency is minimum frequency, the maximum peak current through MOSFET and the transformer happens.

Once the minimum frequency  $f_{S-MIN}$  is set, the inductance of the transformer could be induced. The design flow is shown as below:

(a)Select N<sub>PS</sub>

$$N_{PS} \leq \frac{V_{MOS\_(BR)DS} \times 90\% - \sqrt{2}V_{AC\_MAX} - \Delta V_{S}}{V_{OUT} + V_{D\_F}} (15)$$

(b) Preset minimum frequency f<sub>S-MIN</sub>

(c) Compute inductor  $L_M$  and maximum primary peak current  $I_{\text{P-PK-MAX}}$ 

AN\_SY5002CRev.0.9A

Silergy Corp. Confidential- Prepared for Customer Use Only 8



$$I_{P_{PK_{MAX}}} = \frac{2P_{OUT}}{\eta \times V_{DC_{MIN}}} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D_{P}F})} (16)$$
$$+ \pi \sqrt{\frac{2P_{OUT}}{\eta} \times C_{Drain} \times f_{S_{MIN}}} L_{m} = \frac{2P_{OUT}}{\eta \times I_{P_{P}}^{2} P_{V_{MAX}} \times f_{S_{MIN}}} (17)$$

Where  $C_{Drain}$  is the parasitic capacitance at drain of MOSFET;  $\eta$  is the efficiency;  $P_{OUT}$  is rated full load power

(d) Compute current rising time  $t_1$  and current falling time  $t_2$ 

$$t_{1} = \frac{L_{M} \times I_{P_{-}PK_{-}MAX}}{V_{BUS}} (18)$$
  
$$t_{2} = \frac{L_{m} \times I_{P_{-}PK_{-}MAX}}{N_{PS} \times (V_{OUT} + V_{D_{-}F})} (19)$$
  
$$t_{S} = \frac{1}{f_{S_{-}MIN}} (20)$$

(e) Compute primary maximum RMS current  $I_{P-RMS-MAX}$  for the transformer fabrication.

$$I_{P_{P_{RMS}_{MAX}}} = \frac{\sqrt{3}}{3} I_{P_{PK}_{MAX}} \times \sqrt{\frac{t_{1}}{t_{s}}} (21)$$

(f) Compute secondary maximum peak current  $I_{S\text{-}PK\text{-}MAX}$  and RMS current  $I_{S\text{-}RMS\text{-}MAX}$  for the transformer fabrication.

$$I_{S_{PK}MAX} = N_{PS} \times I_{P_{PK}MAX} (22)$$
$$I_{S_{RMS}MAX} = \frac{\sqrt{3}}{3} N_{PS} \cdot I_{P_{PK}MAX} \cdot \sqrt{\frac{t_2}{t_5}} (23)$$

#### Transformer design (NP,NS,NAUX)

The design of the transformer is similar with ordinary Flyback transformer. the parameters below are necessary:

Necessary parameters	
Turns ratio	N <sub>PS</sub>
Inductance	L <sub>M</sub>
Primary maximum current	I <sub>P-PK-MAX</sub>
Primary maximum RMS current	I <sub>P-RMS-MAX</sub>
Secondary maximum RMS current	I <sub>S-RMS-MAX</sub>

The design rules are as followed:

(a) Select the magnetic core style, identify the effective area  $A_{\text{e.}}$ 

(b) Preset the maximum magnetic flux  $\Delta B$ 

 $\Delta B{=}0.22{\sim}0.26T$ 

(c) Compute primary turn N<sub>P</sub>

$$N_{\rm P} = \frac{L_{\rm M} \times I_{\rm P\_PK\_MAX}}{\Delta B \times A_{\rm e}} (24)$$

(d) Compute secondary turn N<sub>S</sub>

$$N_{\rm S} = \frac{N_{\rm P}}{N_{\rm PS}} (25)$$

(e) compute auxiliary turn NAUX

$$N_{AUX} = N_S \times \frac{V_{VIN}}{V_{OUT}}$$
 (26)

Where  $V_{VIN}$  is the working voltage of VIN pin (11V~15V is recommended).

(f) Select an appropriate wire diameter

With  $I_{P-RMS-MAX}$  and  $I_{S-RMS-MAX}$ , select appropriate wire to make sure the current density ranges from  $4A/mm^2$  to  $10A/mm^2$ .

(g) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

#### Input capacitor CBUS

Generally, the input capacitor  $C_{BUS}$  is selected by  $C_{BUS} = 2 \sim 3 \mu F / W$ 

Or more accurately by

$$C_{BUS} = \frac{\arcsin(1 - \frac{\Delta V_{BUS}}{\sqrt{2} V_{AC_{-MIN}}}) + \frac{\pi}{2}}{\pi} \times \frac{P_{OUT}}{\eta} \times \frac{1}{2f_{IN} V_{AC_{-MIN}}^2 [1 - (1 - \frac{\Delta V_{BUS}}{\sqrt{2} V_{AC_{-MIN}}})^2]}$$
(27)

Where  $\Delta V_{BUS}$  is the voltage ripple of BUS line.

#### **RCD snubber for MOSFET**

The power loss of the snubber  $P_{RCD}$  is evaluated first

$$P_{\rm RCD} = \frac{N_{\rm PS} \times (V_{\rm OUT} + V_{\rm D_{\rm L}F}) + \Delta V_{\rm S}}{\Delta V_{\rm S}} \times \frac{L_{\rm K}}{L_{\rm M}} \times P_{\rm OUT}$$
(28)

Silergy Corp. Confidential- Prepared for Customer Use Only 9



Where  $N_{PS}$  is the turns ratio of the Flyback transformer;  $V_{OUT}$  is the output voltage;  $V_{D\text{-}F}$  is the forward voltage of the power diode;  $\Delta V_S$  is the overshoot voltage clamped by RCD snubber;  $L_K$  is the leakage inductor;  $L_M$  is the inductance of the Flyback transformer;  $P_{OUT}$  is the output power.

The  $R_{RCD}$  is related with the power loss:

$$R_{\rm RCD} = \frac{(N_{\rm PS} \times (V_{\rm OUT} + V_{\rm D_{\rm F}}) + \Delta V_{\rm S})^2}{P_{\rm RCD}} (29)$$

The  $C_{\text{RCD}}$  is related with the voltage ripple of the snubber  $\Delta V_{\text{C-RCD}}$ :

$$C_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D}_{\perp}F}) + \Delta V_{\text{S}}}{R_{\text{RCD}} f_{\text{S}} \Delta V_{\text{C}_{\perp}\text{RCD}}} (30)$$

### Layout

(a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.

(b) The circuit loop of all switching circuit should be kept small: primary power loop, secondary loop and auxiliary power loop.

(c) The connection of primary ground is recommended as:



Ground ①: ground of BUS line capacitor Ground ②: ground of bias supply capacitor Ground ③: ground node of auxiliary winding Ground ④: ground node of divider resistor Ground ⑤: primary ground node of Y capacitor Ground ⑥: ground node of current sample resistor. Ground ⑦: ground of IC GND.

(d) bias supply trace should be connected to the bias supply capacitor first instead of GND pin. The bias supply capacitor should be put beside the IC.

(e) Loop of 'Source pin - current sample resistor - GND

pin' should be kept as small as possible.

(f) The resistor divider connected to VSEN pin is recommended to be put beside the IC.





Note : Ground node of current sample resistor must be connected to the ground of bus line capacitor



# **Design Notice**

- 1. At no load, secondary side diode freewheeling time should be more than 1.8us.
- 2. VIN voltage prefer to larger than 11V for all conditions.
- 3. Some transformers structure may induce larger spike or larger ring on the current sample resistor at the initial of the primary switch turning on. This spike or ring may cause wrongly detection of the peak current and make the switch turn off earlier, so the accuracy feedback voltage sample cannot be guaranteed. The recommend structures are: 0.5Pri.----shielding----Sec.----Aux.---0.5Pri.or Pri.----shielding----Sec.----Aux.; Do not use the structure like 0.5Pri.----Aux----0.5Pri..
- 4. RCD snubber's influence: At no load and light load, capacitor's voltage may be discharged to a small value, when primary switch turn off, peak current needs to charge the snubber capacitor, this will affect the feedback voltage sample and include larger ripple or other issues. The recommend parameters is: When Imin(Imin=0.15V/Rs)is 0.1A,the snubber capacitor should not larger than 470pF.
- 5. At heavy load, the peak-to-peak voltage at the VSEN pin should be less than approximately 100mVp-p after offmin time(1.8us). This can be guaranteed by decreasing the leakage inductance and using proper RCD snubber.
- 6.  $R_{VSENU}$  is the upper resistor of the divider .Normally, its value should be in 50k $\Omega$ ~150k $\Omega$ .
- 7. Because AP51 built in CC/CV loop, in order to ensure the stability, output capacitor should be in a range, that is Cout\*(Vo/Io) should not be far away from 3.7m.For example, 5V2A output case, Cout=3.7/2.5=1480uF, the output capacitor should be in the range of 1270uF to 1680uF. In other hand, switching frequency ripple should also be considered. If switching frequency ripple is large, increase the capacitance properly or use low ESR capacitor.



# **Design Example**

A design example of typical application is shown below step by step.

### #1. Identify design specification

Design Specification			
V <sub>AC</sub> (RMS)	90V~264V	V <sub>OUT</sub>	12V
I <sub>OUT</sub>	2A	η	90%

#2. Transformer design ( $N_{PS}$ ,  $L_M$ )

### Refer to **Power Device Design**

Conditions			
V <sub>AC,MIN</sub>	90V	V <sub>AC,MAX</sub>	264V
$\Delta V_{S}$	75V	V <sub>MOS-(BR)DS</sub>	600V
P <sub>OUT</sub> (max)	24W	$V_{D,F}$	1V
C <sub>Drain</sub>	100pF	f <sub>S,MIN</sub>	60kHz
$\Delta V_{BUS}$	30% V <sub>BUS,MIN</sub>		

(a)Compute turns ratio  $N_{PS}$  first

$$N_{PS} \leq \frac{V_{MOS_{(BR)DS}} \times 90\% - \sqrt{2}V_{AC,MAX} - \Delta V_{S}}{V_{OUT} + V_{D,F}}$$
$$= \frac{600V \times 0.9 - \sqrt{2} \times 264V - 75V}{12V + 1V}$$
$$= 7.05$$

 $N_{\text{PS}}$  is set to

 $N_{PS} = 7$ 

 $(\mathbf{b})\mathbf{f}_{S,MIN}$  is preset

 $f_{S,MIN} = 60 kHz$ 

(c) Compute inductor  $L_{M}$  and maximum primary peak current  $I_{P,PK,MAX}$ 

$$\begin{split} I_{P,PK,MAX} &= \frac{2P_{OUT}}{\eta \times \left(\sqrt{2}V_{AC,MIN} - \Delta V_{BUS}\right)} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D,F})} + \pi \sqrt{\frac{2P_{OUT}}{\eta}} \times C_{Drain} \times f_{S,MIN} \\ &= \frac{2 \times 24W}{0.9 \times (\sqrt{2} \times 90V - 0.3 \times \sqrt{2} \times 90V)} + \frac{2 \times 24W}{0.9 \times 7 \times (12V + 1V)} + \pi \times \sqrt{\frac{2 \times 24W}{0.9}} \times 100 \text{pF} \times 60 \text{KHz} \\ &= 1.241\text{A} \\ L_m &= \frac{2P_{OUT}}{\eta \times I_{P,PK,MAX}^2 \times f_{S,MIN}} \\ &= \frac{2 \times 24W}{0.9 \times (1.241\text{A})^2 \times 60 \text{KHz}} \\ &= 0.577 \text{mH} \end{split}$$

AN\_SY5002CRev.0.9A Silergy Corp. Confidential- Prepared for Customer Use Only 13



(d) Compute current rising time  $t_1$  and current falling time  $t_2$ 

$$t_{1} = \frac{L_{M} \times I_{P,PK,MAX}}{V_{BUS}} = \frac{0.55 \text{mH} \times 1.241 \text{A}}{\sqrt{2} \times 90 \text{V}} = 5.36 \mu \text{s}$$

$$t_{2} = \frac{L_{m} \times I_{P,PK,MAX}}{N_{PS} \times (V_{OUT} + V_{D,F})} = \frac{0.55mH \times 1.241A}{7 \times (12V + 1V)} = 7.5\mu s$$

 $t_{3} = \pi \times \sqrt{L_{M} \times C_{Drain}} = \pi \times \sqrt{0.55 \text{mH} \times 100 \text{pF}} = 0.737 \mu \text{s}$ 

 $t_s = t_1 + t_2 + t_3 = 5.36\mu s + 7.5\mu s + 0.737\mu s = 13.6\mu s$ 

(e) Compute primary maximum RMS current  $I_{P-RMS-MAX}$  for the transformer fabrication.

$$I_{P,RMS,MAX} = \frac{\sqrt{3}}{3} I_{P,PK,MAX} \times \sqrt{\frac{t_1}{t_s}} = \frac{\sqrt{3}}{3} \times 1.241 A \times \sqrt{\frac{5.36\mu s}{13.6\mu s}} = 0.45A$$

(f) Compute secondary maximum peak current  $I_{S-PK-MAX}$  and RMS current  $I_{S-RMS-MAX}$  for the transformer fabrication.

 $I_{s,pk,max} = N_{ps} \times I_{p,pk,max} = 7 \times 1.241A = 8.686A$ 

$$I_{S,RMS,MAX} = N_{PS} \times \frac{\sqrt{3}}{3} I_{P,PK,MAX} \times \sqrt{\frac{t_2}{t_s}} = 7 \times \frac{\sqrt{3}}{3} \times 1.241A \times \sqrt{\frac{7.5\mu s}{13.6\mu s}} = 3.724A$$

#3. Select power MOSFET and secondary power diode

### Refer to **Power Device Design**

Known conditions at this step				
V <sub>AC,MAX</sub>	264V	N <sub>PS</sub>	7	
V <sub>OUT</sub>	12V	V <sub>D,F</sub>	1V	
$\Delta V_{S}$	75V			

(a) Compute the voltage and the current stress of MOSFET:

$$V_{MOS,DS,MAX} = \sqrt{2} V_{AC,MAX} + N_{PS} \times (V_{OUT} + V_{D,F}) + \Delta V_S$$
  
=  $\sqrt{2} \times 264V + 7 \times (12V + 1V) + 75V$   
= 539V

 $I_{\text{MOS,PK,MAX}} = I_{\text{P,PK,MAX}} = 1.241 A$ 

 $I_{\text{MOS,RMS,MAX}} \!=\! I_{\text{P,RMS,MAX}} \!=\! 0.45 A$ 

(b) Compute the voltage and the current stress of secondary power diode

AN\_SY5002CRev.0.9A Silergy Corp. Confidential- Prepared for Customer Use Only 14



$$V_{D,R,MAX} = \frac{\sqrt{2}V_{AC,MAX}}{N_{PS}} + V_{OUT}$$
$$= \frac{\sqrt{2} \times 264V}{7} + 12V$$
$$= 65.3V$$

 $I_{D,PK,MAX} = N_{PS} \times I_{P,PK,MAX} = 7 \times 1.241 A = 8.686 A$ 

 $I_{D,AVG} = 2A$ 

#4. Select the input capacitor  $C_{\mbox{\scriptsize IN}}$ 

#### Refer to Input capacitor CBUS



Set C<sub>BUS</sub>

 $C_{BUS}$  =44uF

Where  $\Delta V_{BUS}$  is the voltage ripple of BUS line.

#5. Set VIN pin

### Refer to Start up

Conditions			
V <sub>BUS,MIN</sub>	$90V \times \sqrt{2}$	V <sub>BUS,MAX</sub>	$264V \times \sqrt{2}$
I <sub>ST</sub>	4µA (max)	V <sub>IN-ON</sub>	14.7V (typical)
I <sub>VIN-OVP</sub>	9mA (typical)	t <sub>ST</sub>	2s (designed by user)

(a) R<sub>ST</sub> is preset

$$R_{st} < \frac{V_{BUS,MIN}}{I_{st}} = \frac{90V \times \sqrt{2}}{4\mu A} = 31.82 M\Omega$$



$$R_{ST} \! > \! \frac{V_{BUS,MAX}}{I_{VIN_OVP}} \! = \! \frac{264V \! \times \! \sqrt{2}}{9mA} \! = \! 41.48 k\Omega$$

Set R<sub>ST</sub>

$$R_{st} = 6M$$

(b) Design C<sub>VIN</sub>

$$C_{VIN} = \frac{(\frac{V_{BUS,MIN}}{R_{ST}} - I_{ST}) \times t_{ST}}{V_{VIN_{ON}}} = \frac{(\frac{90V \times \sqrt{2}}{6M\Omega} - 4\mu A) \times 2s}{14.7V} = 2.34\mu F$$

$$C_{VIN} = 3.3 \mu F$$

#### Refer to Output current control(CC control)

$C_{\rm VIN} = \frac{\left(\frac{R_{\rm ST}}{R_{\rm ST}} - I_{\rm ST}\right) \times I_{\rm ST}}{V_{\rm VIN_{\rm ON}}}$	$=\frac{(\frac{1}{6M\Omega}-4\mu A)\times 2s}{14.7V}=$	2.34µF
Set C <sub>VIN</sub>		- Ot
$C_{VIN}$ =3.3µF		×0,
#6. Set current sense resi	stor to achieve ideal output	current
Refer to Output current	control(CC control)	100 ·
Known conditions at this	step	
k <sub>1</sub>	0.5	N <sub>PS</sub> 7
V <sub>REF</sub>	0.42V	I <sub>OUT,LIM</sub> 2.4A
The current sense resistor	r is	
$R_{\rm S} = \frac{K_1 \times V_{\rm REF} \times IN_{\rm PS}}{I_{\rm OUT,LIM}}$		
$=\frac{0.5\times0.42\mathrm{V}\times7}{2.4\mathrm{A}}$	il0°	, ,
=0.613Ω	c offi	
Set Rs	<b>U</b>	
Rs=0.556Ω	<i>46</i> .	
#7 Set VSEN pin	5	

#7. Set VSEN pin

Refer to **Output voltage control(CV control)** 

First compute R <sub>VSENU</sub>			
Conditions			
V <sub>OUT</sub>	12V	V <sub>VSEN_REF</sub>	1.25V
R <sub>Cable</sub>	0.2Ω	Ns	13
N <sub>AUX</sub>	15	K <sub>3</sub>	17.5uA/V

$$R_{_{VSENU}} = \frac{N_{_{P}}}{N_{_{S}}} \cdot R_{_{Cable}} \cdot \frac{N_{_{AUX}}}{N_{_{S}}} \cdot \frac{1}{2K_{_{3}} \cdot R_{_{S}}} = 83K\Omega$$



Set  $R_{VSENU}$ 

 $R_{_{VSENU}}{=}82k\Omega$ 

Then compute  $R_{\ensuremath{\text{VSEND}}}$ 

 $R_{VSEND} = \frac{R_{VSENU}}{\frac{V_{OUT}N_{AUX}}{V_{VSEN_{L}REF}N_{S}} - 1} = \frac{100K}{(\frac{12V \times 15}{1.25V \times 13} - 1)} = 8.14K$ 

 $R_{vsend}$  =8.2k $\Omega$ 











SOT23-6 Package outline & PCB layout design

Notes: All dimensions are in millimeters. All dimensions don't include mold flash & metal burr.





## **Taping & Reel Specification**

1. Taping orientation





2. Carrier Tape & Reel specification for packages

