

# SY55856U

# 2.5V/3.3V, 2.5 GHz Differential Two-Channel Precision CML Delay Line

#### Features

- Guaranteed AC Parameters over Temperature:
  - f<sub>MAX</sub> > 2.5 GHz
  - t<sub>r</sub> / t<sub>f</sub> < 120 ps
  - Propagation Delay < 384 ps
- Delay Either Clock or Data
- 50 ps Increments
- ±350ps total delay
- · Source Terminated CML Outputs
- Fully Differential I/O
- Wide Supply Voltage Range: 2.3V to 3.6V
- · Available in a tiny 32-pin EPAD-TQFP package

#### Applications

- Data Communication Systems
- Telecom Systems
- High-Speed Backplanes
- · Signal De-Skewing
- Pulse Alignment
- · Digitally Controlled Delay Lines

#### **General Description**

The SY55856U is a 2.5 GHz, two-channel, fully differential CML (Current Mode Logic) delay line. The device is optimized to adjust the relative delay between two channels, such as clock and data, in 50 ps increments. Both inputs may be adjusted in either direction in seven increments of 50 ps, for a total adjustment range of  $\pm$ 350 ps. In addition, the clock input maybe inverted through the CINV control pin.

The SY55856U inputs are designed to accept singleended or differential CML signals. The differential CML outputs are optimized for  $50\Omega$  loads ( $50\Omega$  source terminated), thus only requires a single  $100\Omega$  resistor across the output pair. Output rise and fall time is an extremely fast 110 ps (max) and the differential swing is 400 mV. The maximum throughput of the SY55856U is guaranteed to exceed 2.5 GHz (5 Gbps).

#### Package Type



# **Functional Block Diagram**



# 1.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings †

Power Supply Voltage, V <sub>CC</sub>	
Input Voltage, V <sub>IN</sub>	0.5V to V <sub>CC</sub> +5.0V
CML Output Voltage, V <sub>OUT</sub>	–0.5V to V <sub>CC</sub> +5.0V
<b>† Notice:</b> Permanent device damage may occur if absolute maximum ratings are exceeded	I. This is a stress rating only

and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

# **DC CHARACTERISTICS**

<b>Electrical Characteristics:</b> $V_{CC}$ = 2.3V to 3.6V; GND = 0V; $T_A$ = -40°C to +85°C unless otherwise stated.						
Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Power Supply Voltage	V <sub>CC</sub>	2.3		3.6	V	—
Power Supply Current	I <sub>CC</sub>	_	115	140	mA	No Load
VT Inputs Note 1						
Analog Input	V <sub>ILVL</sub>	V <sub>TCL</sub>		V <sub>CC</sub> – 0.1	V	Note 2
VT Input High Voltage	V <sub>IHVT</sub>	V <sub>SW</sub> + 0.1		V <sub>CC</sub>	V	Note 3, Note 4
VT Input High Voltage	V <sub>ILVT</sub>	0.0		V <sub>SW</sub> – 0.1	V	Note 3, Note 4
Input Switching Threshold Differential Voltage	V <sub>IST</sub>	100	50	—	mV	Note 5
Threshold Clamp Voltage	V <sub>TCL</sub>	1.2		1.4	V	_

**Note 1:** DC parameters are guaranteed after thermal equilibrium has been established.

- 2: The LVL input determines the voltage switching threshold that differentiates logic high from logic low for the VT inputs S0, S1, S2, DELAY\_SEL, and CINV. LVL may be driven to V<sub>CC</sub>, but this is not useful, as the VT inputs could then not get high enough to reliably indicate logic high. Also, as shown in Figure 3, the LVL input internally clamps at V<sub>TCL</sub>. If LVL is left unconnected, the VT inputs will switch at about the maximum of (V<sub>CC</sub> + GND)/2 (= V<sub>CC</sub>/2) and V<sub>TCL</sub>.
- **3:** VT inputs are S0, S1, S2, DELAY\_SEL, and CINV.
- 4: V<sub>SW</sub> is the threshold switching voltage. It is equal to the voltage at the LVL pin, when this voltage is above V<sub>TCL(MAX)</sub>. V<sub>SW</sub> is some value between V<sub>TCL(MIN)</sub> and V<sub>TCL(MAX)</sub> when the voltage at the LVL pin is below V<sub>TCL(MAX)</sub>.
- 5: V<sub>IST</sub> is the voltage difference needed to guarantee a stable logic level. Logic high must be at least V<sub>IST</sub> above V<sub>SW</sub>. Logic low must be at most V<sub>IST</sub> below V<sub>SW</sub>. Thus, the minimum input swing on a given VT input pin, that is, |V<sub>IHVT</sub> V<sub>ILVT</sub>|, must be at least 2 x V<sub>IST</sub>.

<b>Electrical Characteristics:</b> $V_{CC}$ = 2.3V to 3.6V; GND = 0V; $T_A$ = -40°C to +85°C unless otherwise stated.						
Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Differential Input Voltage	V <sub>ID</sub>	100			mV	_
Input High Voltage	V <sub>IH</sub>	1.6		V <sub>CC</sub>	V	—
Input Low Voltage	V <sub>IL</sub>	1.5		V <sub>IH</sub> – 0.1	V	_
Output High Voltage	V <sub>OH</sub>	V <sub>CC</sub> - 0.040	V <sub>CC</sub> - 0.010	V <sub>CC</sub>	V	No Load
Output Low Voltage	V <sub>OL</sub>	V <sub>CC</sub> – 1.00	V <sub>CC</sub> - 0.800	V <sub>CC</sub> – 0.65	V	No Load
	V <sub>OUT</sub> (Swing)	0.650	0.800	1.00		No Load
Output voltage Swing Note			0.400	_	V	50Ω Environment
Output Source Impedance (CLK_OUT, /CLK_OUT and DATA_OUT, /DATA_OUT)	R <sub>OUT</sub>	40	50	60	Ω	_

# **CML DC CHARACTERISTICS**

**Note 1:** V<sub>OUT(SWING)</sub> is defined as the swing on one output of a differential pair, that is |V<sub>OH</sub> - V<sub>OL</sub>| on one pin. The swing for common mode noise immunity purposes is 2 x V<sub>OUT(SWING)</sub>. Actual voltage levels and differential swing will depend on customer termination scheme. Typically, a 400 mV swing is available in a 50Ω environment. Refer to Figure 4-1 for more details.

Electrical Characteristics: V <sub>CC</sub> = 2.3V to 3.6V; GND = 0V; T <sub>A</sub> = -40°C to 85°C, unless otherwise stated. (Note 1)						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Maximum Frequency	f <sub>MAX</sub>	2.5	—		GHz	—
Delay Step Size	Δt	36		52	ps	—
Delay Line Insertion Delay	t <sub>PLH,</sub> t <sub>PHL</sub>	232	—	384	ps	Note 2
Delay Line Range	t <sub>DELAY</sub>	250	—	365		$T_A = -40^{\circ}C$
		290	—	420	ps	T <sub>A</sub> = +25°C
		335	—	465		T <sub>A</sub> = +85°C
Output Jitter	t <sub>JITTER</sub>	_	_	<1	ps <sub>RMS</sub>	—
Delay Line Duty Cycle Skew (It <sub>PLH</sub> – t <sub>PHL</sub> I)	t <sub>skew</sub>		—	50	ps	_
Duty Cycle	DC	45	—	55	%	—
CML Output Rise/Fall time (20% to 80%)		_	—	100		$T_A = -40^{\circ}C$
	t <sub>r</sub> /t <sub>f</sub>		_	110	ps	T <sub>A</sub> = +25°C
		_	—	120		T <sub>A</sub> = +85°C

# AC ELECTRICAL CHARACTERISTICS

**Note 1:** Tested using the  $50\Omega$  load, as shown in Figure 4-1.

2: Delay line insertion delay is the minimum input-to-output delay with select control set to S2:S0 = 0 for CLK\_OUT and S2:S0 = 7 for DATA\_OUT. This resulting delay is the inherent propagation delay.

# **TEMPERATURE SPECIFICATIONS**

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges						
Operating Temperature Range	T <sub>A</sub>	-40		+85	°C	—
Lead Temperature	—	_	_	+260	°C	Soldering, 20 sec.
Storage Temperature Range	T <sub>S</sub>	-55	_	+125	°C	—
Package Thermal Resistance (Note 1)	)		•	•	•	•
	θ <sub>JA</sub>	_	28	_	°C 1.1/	Still-Air
Thermal Resistance, 7x7 TQFP-EP-32Lead			20			500 lpfm
	θ.ις	_	4		°C/W	Junction-to-case

**Note 1:** Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB.  $\psi_{JB}$  and  $\theta_{JA}$  values are determined for a 4-layer board in still-air number, unless otherwise stated.

# 2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

Pin Number	Pin Name	Description
1, 3	/DATA_IN, DATA_IN	CML Input (Differential). This is one of the CML inputs, the data in signal. A delayed version of this signal appears at DATA_OUT, /DATA_OUT.
2, 4, 5, 7, 18, 20. 21, 23	GND	Ground.
22, 24	/DATA_OUT, DATA_OUT	CML Output (Differential). This is one of the CML outputs, the data output. It is a delayed version of DATA_IN, /DATA_IN.
6, 8	CLK_IN, /CLK_IN	CML Input (Differential). This is one of the differential CML inputs, the clock in signal. A delayed version of this input appears at CLK_OUT, /CLK_OUT.
17, 19	CLK_OUT, /CLK_OUT	CML Output (Differential). This is one of the CML outputs, the clock output. It is a delayed, copy of CLK_IN, /CLK_IN.
9, 10, 15, 16 25, 26, 31, 32	VCC	Power supply.
11	CINV	VT Input (Single Ended). This is the clock inversion select signal. This input optionally inverts the CLK_IN, /CLK_IN signal which results in an inverted CLK_OUT, /CLK_OUT. A voltage below the VT threshold results in no inversion. A voltage above the threshold value results in an inversion from the clock input to the clock output. Refer to the VT (Variable Threshold) Inputs section.
14	LVL	Analog Input. This input determines what level differentiates logic high from logic low. This input affects the behavior of the CINV, S0, S1 and S2 inputs. Please refer to the VT (Variable Threshold) Inputs section for more details. For the control interface, see Figure 3-3. For TTL control interface, see Figure 3-4.
30	DELAT_SEL	VT Input (Single Ended). CML compatible control logic. This is the delay path control input. Logic high delays the clock signal with respect to the data signal. A logic low delays the data signal with respect to the clock signal. Inputs S2, S1 and S0 control amount of delay.
27, 28, 29	S0, S1, S2	VT Input (Single Ended). CML compatible control logic. This is the delay selection control input. These three bits define how much relative delay will occur between the data and clock signals, as per the truth table shown in Table 2-3. For the control logic interface, see Figure 3-3. For TTL control interface, see Figure 3-4. S0 = LSB.
12, 13	NC	No connect.

#### TABLE 2-1: PIN FUNCTION TABLE

# **TRUTH TABLES**

DATA_IN	CLK_IN	CINV	DATA_OUT	/DATA_OUT	CLK_OUT	/CLK_OUT
0	0	0	0	1	0	1
0	0	1	0	1	1	0
0	1	0	0	1	1	0
0	1	1	0	1	0	1
1	0	0	1	0	0	1
1	0	1	1	0	1	0
1	1	0	1	0	1	0
1	1	1	1	0	0	1

#### TABLE 2-2: INPUT TO OUTPUT CONNECTIVITY

#### TABLE 2-3: NOMINAL DIFFERENTIAL DELAY VALUES

S2	S1	SO	DATA_OUT (D_SEL = 0) (ps)	/DATA_OUT (D_SEL = 1) (ps)
0	0	0	350	0
0	0	1	300	50
0	1	0	250	100
0	1	1	200	150
1	0	0	150	200
1	0	1	100	250
1	1	0	50	300
1	1	1	0	350

**Note:** Table 2-3 defines the approximate relative delay between the two paths. For example, if S2, S1, S0 = 000 and an edge appears at CLK\_IN at the same instant as an edge appears at DATA\_IN, then an edge at CLK\_OUT will appear about 350 ps earlier than an edge at DATA\_OUT. That is, negative values imply CLK\_OUT being shifted early with respect to DATA\_OUT. Likewise, a positive value in the third column implies that CLK\_OUT is shifted late with respect to DATA\_OUT. Please consult the AC Electrical Characteristics section for more precise delay values.

# 3.0 FUNCTIONAL DESCRIPTION

#### 3.1 Establishing Static Logic Inputs

The true pin of a CML input pair is internally biased to ground through a 75 k $\Omega$  resistor. The complement pin of a CML input pair is internally biased halfway between  $V_{CC}$  and ground by a voltage divider consisting of two 75 k $\Omega$  resistors. To keep a CML input at static logic zero at  $V_{CC}$  > 3.0V, leave both inputs unconnected. For  $V_{CC}$  ≤ 3.0V, connect the complement input to  $V_{CC}$  and leave the true input unconnected. To make an input static logic one, connect the true input to  $V_{CC}$ , and leave the complement input unconnected. These are the only safe ways to cause CML inputs to be at a static value. In particular, no CML input should be directly connected to ground. All NC pins in the figures below should be left unconnected.

## 3.2 VT (Variable Threshold) Inputs

Five inputs to SY55856U, CINV, DELAY\_SEL, S0, S1, and S2, are variable threshold inputs. The LVL input determines the Voltage threshold that differentiates logic high from logic low for these five inputs only. If LVL is left unconnected, the VT inputs will switch at about:





or V<sub>TCL</sub>, whichever is higher. To obtain a logic switching threshold different from this, the LVL input must be driven with the actual desired threshold voltage. The user may drive the LVL pin with any voltage between  $V_{CC} - 0.1V$  and ground. For example, driving LVL with a voltage set at  $V_{CC} - 0.1V$  causes the VT inputs to accept single ended PECL outputs and switch appropriately.

Note that VT inputs are internally clamped so that the threshold will not fall below V<sub>TCL</sub> Volts. Since driving the LVL input to ground causes the threshold to be somewhere between V<sub>TCL(MIN)</sub> and V<sub>TCL(MAX)</sub>, it is expected that the user will keep the Voltage at the LVL pin at or above V<sub>TCL(MAX)</sub>. Please refer to Figure 3-3 for clarification.



FIGURE 3-1:

Hard Wiring a Logic "1".



FIGURE 3-2: Hard Wiring Logic "0".

Note: For Figure 3-1 & Figure 3-2, IN is either the DATA\_IN or the CLK\_IN input. /IN is either the /DATA\_IN or /CLK\_IN input.



FIGURE 3-3:

Logic Switching Threshold.



FIGURE 3-4: Interfacing TTL-to-CML Select (CINV, DELAY\_SEL, S0, S1, S2).

## 4.0 CML TERMINATION

All CML inputs accept a CML output from any other member of this family. All CML outputs are source terminated  $50\Omega$  differential drivers as shown in Figure 4-1. SY55856U expects its inputs to be externally terminated.

SY55856U inputs are designed to accept a termination resistor between the true and complement inputs of a CML differential input pair, as shown in Figure 4-1.



FIGURE 4-1: 50Ω Load CML Output.

# 5.0 PACKAGING INFORMATION

# 5.1 Package Marking Information



Legend	d: XXX Y YY WW NNN @3 * •, ▲, ▼ mark).	Product code or customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (@3) can be found on the outer packaging for this package.
Note:	In the eve be carried characters the corpor Underbar	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information. Package may or may not include rate logo. (_) and/or Overbar ( <sup>-</sup> ) symbol may not be to scale.
1		

#### 32-Lead TQFP-EP Package Outline and Recommended Land Pattern

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

#### TITLE

32 LEAD TQFP 7X7 mm EPAD PACKAGE OUTLINE & RECOMMENDED LAND PATTERN



Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

# APPENDIX A: REVISION HISTORY

## **Revision A (October 2023)**

- Converted Micrel document SY55856U to Microchip data sheet template DS20006334A.
- Minor text changes throughout.

NOTES:

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

			Example	es:
PART #.	X   Supply Voltage Range	X X XX I I Package Junction Special Temperature Processing Range	a) SY558 SY55 32-Le Temp	956UHG: 8856, 2.5V/3.3V Output Voltage, ead TQFP-EP, –40°C to +85°C berature Range, 250/Tray
Device:	SY55856:	2.5V/3.3V, 2.5 GHz Differential Two-Channel Precision CML Delay Line	Note 1:	Tape and Reel identifier only appears in the catalog part number description. This identifier is
Supply Voltage:	U =	2.5V/3.3V		used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the
Package:	Н =	32-Lead TQFP-EP		Tape and Reel option.
Temperature Range:	G =	-40°C to +85°C (NiPdAu Lead Free)		
Special Processing:	<blank>=</blank>	250/Tray		

NOTES:

#### Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
  continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\mathbb{C}}$  2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-3298-6

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Tel: 972-9-744-7705

Tel: 39-0331-742611

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

**Denmark - Copenhagen** 

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820