

6GHz, 1:4 CML Fanout Buffer/Translator with Internal I/O Termination

General Description

The SY58020U is a 2.5V/3.3V precision, high-speed, fully differential 1:4 CML fanout buffer. Optimized to provide four identical output copies with less than 15ps of skew and $27fs_{RMS}$ of typical additive phase jitter, the SY58020U can process clock signals as fast as 6GHz.

The differential input includes Micrel's unique, 3-pin input termination architecture that interfaces to differential LVPECL, LVDS, and CML signals (AC- or DC-coupled) as small as 100mV without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an on-board output reference voltage (V_{REF-AC}) is provided to bias the V_T pin. The outputs are optimized to drive 400mV typical swing into 50 Ω loads, with extremely fast rise/fall times guaranteed to be less than 60ps.

The SY58020U operates from a 2.5V \pm 5% supply or 3.3V \pm 10% supply and is guaranteed over the full industrial temperature range (-40°C to +85°C). For applications that require LVPECL outputs, consider the SY58021U or SY58022U 1:4 fanout buffer with 800mV and 400mV output swing, respectively. The SY58020U is part of Micrel's high-speed, Precision Edge[®] product line. Datasheets and support documentation are available on Micrel's web site at: www.micrel.com.


Features

- Precision 1:4, 400mV CML fanout buffer
- Guaranteed AC performance over temperature/voltage:
 - > 6GHz f_{MAX} clock
 - $< 60 \text{ps } t_r / t_f \text{ times}$
 - < 250ps t_{pd}
 - < 15ps max. skew</p>
- Low-jitter performance:
 - 27fs_{RMS} typical additive phase jitter
- · Accepts an input signal as low as 100mV
- Unique patented input termination and V_T pin accepts DC-coupled and AC-coupled differential inputs: LVPECL, LVDS, and CML
- 50Ω source terminated CML outputs
- Power supply 2.5V ±5% and 3.3V ±10%
- Industrial temperature range: -40°C to +85°C
- Available in 16-pin (3mm x 3mm) QFN package


Applications

- All SONET and All GigE clock distribution
- Fibre Channel clock and data distribution
- Backplane distribution
- Data distribution: OC-48, OC-48+FEC, XAUI
- High-end, low skew, multiprocessor synchronous clock distribution

Typical Performance



Functional Block Diagram



Precision Edge is a trademark of Micrel, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

Ordering Information⁽¹⁾


Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY58020UMG	QFN-16	Industrial	020U with Pb-Free bar-line indicator	Pb-Free NiPdAu
SY58020UMG TR ⁽²⁾	QFN-16	Industrial	020U with Pb-Free bar-line indicator	Pb-Free NiPdAu

Note:

1. Contact factory for die availability. Dice are guaranteed at TA = 25° C, DC electrical only.

2. Tape and Reel.

Pin Configuration



16-Pin QFN (QFN-16)

Pin Description

Pin Number	Pin Name	Pin Function	
1, 4	IN, /IN	Differential Input: This input pair receives the signal to be buffered. Each pin of this pair internally terminates with 50Ω to the V _T pin. Note that this input will default to an indeterminate state if left open. See " <i>Input Interface Applications</i> " section.	
2	VT	Input Termination Center-Tap: Each input terminates to this pin. The V _T pin provides a center-tap for each input (IN, /IN) to the termination network for maximum interface flexibility. See " <i>Input Interface Applications</i> " section.	
3	VREF-AC	Reference Output Voltage: This output biases to V _{CC} -1.2V. It is used when AC-coupling to differential inputs. Connect V _{REF-AC} directly to the V _T pin. Bypass with 0.01µF low ESR can to V _{CC} . See " <i>Input Interface Applications</i> " section.	
8, 13	B, 13 VCC Positive Power Supply: Bypass with 0.1μF//0.01μF low ESR capacitors as close to the possible.		
5, 16GND, Exposed PadGround. Exposed pad must be connected to a ground plane that is the sam ground pin.		Ground. Exposed pad must be connected to a ground plane that is the same potential as the ground pin.	
14, 15	/Q0, Q0,	CML Differential Output Pairs: Differential buffered output copy of the input signal. The output	
11, 12	/Q1, Q1,	swing is typically 400mV into 50 Ω load. Normally terminate CML output pairs with 100 Ω across Q	
9, 10	/Q2, Q2,	and /Q outputs at the receiving end. Unused output pairs may be left floating with no impact on	
6, 7	/Q3, Q3	jitter or skew. See "CML Output Termination" section.	

Absolute Maximum Ratings⁽³⁾

Power Supply Voltage (V_{CC})0.5V to +4.0V
Input Voltage (V _{IN})0.5V to V _{CC}
CML Output Voltage (V_{OUT}) V_{CC} -1.0V to V_{CC} +0.5V
Current (V _T)
Source or sink current on V_T pin±100mA
Input Current
Source or sink current on IN, /IN±50mA
Current (V _{REF})
Source or sink current on V _{REF-AC} ⁽⁶⁾ ,±1.5mA
Lead Temperature Soldering, (20 sec.)
Storage Temperature Range (T _S)65°C to +150°C

Operating Ratings⁽⁴⁾

+2.375V to +3.60V
40°C to +85°C
60°C/W
54°C/W
nce) ⁽⁵⁾ 33°C/W

DC Electrical Characteristics⁽⁷⁾

 $T_A = -40^{\circ}C$ to $+85^{\circ}C$.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V _{CC}	Power Supply Voltage	$V_{CC} = 2.5V$	2.375	2.500	2.625	V
		$V_{CC} = 3.3V$	3.000	3.300	3.600	V
Icc	Power Supply Current	No Load, VCC = max. (include internal 50Ω pull-up)		150	180	mA
VIH	Input HIGH Voltage	Note 8	V _{CC} -1.600		Vcc	V
VIL	Input LOW Voltage		0		V _{IH} -0.100	V
V _{IN}	Input Voltage Swing	See Figure 1.	0.100		1.700	V
V_{DIFF_IN}	Differential Input Voltage Swing	See Figure 2.	0.200		3.400	V
R _{IN}	IN-to-V⊤ Resistance		40	50	60	Ω
V _{REF-AC}	Output Reference Voltage		V _{cc} -1.300	V _{CC} -1.200	V _{cc} -1.100	V
V _{T IN}	IN-to-V _T Voltage				1.280	V

CML DC Electrical Characteristics⁽⁷⁾

 V_{CC} = 3.3V ±10% or 2.5V ±5%; R_L = 100 Ω across each output pair or equivalent; T_A = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V _{OH}	Output HIGH Voltage		V _{CC} -0.020	V _{CC} -0.010	V _{cc}	V
V _{OUT}	Output Voltage Swing	See Figure 1.	325	400	500	mV
V _{DIFF_OUT}	Differential Output Voltage Swing	See Figure 2.	650	800	1000	mV
R _{OUT}	Output Source Impedance		40	50	60	Ω

Notes:

3. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

4. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

5. Thermal performance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB.

6. Due to the limited drive capability, use for input of the same package only.

7. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

8. VIH (min) not lower than 1.2V.

AC Electrical Characteristics

 V_{CC} = 2.5V ±5% or 3.3V ±10%; T_A = -40°C to +85°C; R_L = 100 Ω across each output pair or equivalent, unless otherwise stated.


Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
f _{MAX}	Maximum Operating Frequency	$V_{OUT} \ge 200 \text{mV}$ Clock	6			GHz
		NRZ Data		10		Gbps
t _{pd}	Propagation Delay		110	180	260	ps
	Output-to-Output Skew	Note 9		4	15	ps
t _{SKEW}	Part-to-Part Skew	Note 10			50	ps
t _r , t _f	Ouptut Rise/Fall Time 20% to 80%	At full swing	20	40	60	ps
t _{JITTER}	Additive Phase Jitter	Carrier = 622MHz Integration Range: 12kHz – 20MHz		27		fs _{RMS}
		Carrier = 156.25MHz Integration Range: 12kHz – 20MHz		128		

Notes:

9. Skew is measured between outputs under identical transitions.

10. Skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs.

Timing Diagram



Single-Ended and Differential Swings




Figure 1. Single-Ended Voltage Swing





Figure 2. Differential Voltage Swing

Typical Operating Characteristics

 V_{CC} = 2.5V, GND = 0, V_{IN} = 100mV, T_A = 25°C, unless otherwise stated.




TEMPERATURE (°C)

N


in.

Functional Characteristics


 V_{CC} = 2.5V, GND = 0, V_{IN} = 100mV, T_{A} = 25°C, unless otherwise stated.



Additive Phase Noise Plots




Input Stage





Input Interface Applications









Figure 7. AC-Coupled LVDS Input Interface.







Figure 5. AC-Coupled CML Input Interface








Figure 6. LVDS Input Interface





Figure 9. AC-Coupled LVPECL Input Interface

CML Output Termination

Figures 10 and 11 illustrate a CML output using both the AC-coupled and DC-coupled configuration. All outputs of the SY58020U are 50Ω with a 16mA current source.







Figure 10. CML DC-Coupled

Figure 11. CML AC-Coupled Termination

Package Information⁽¹⁶⁾



Package Notes:

- Note 1. Package meets Level 2 qualification.
- Note 2. All parts are dry-packaged before shipment.
- Note 3. Exposed pads must be soldered to a ground for proper thermal management.

16-Pin Package Type (QFN-16)

Note:

11. Package information is correct as of the publication date. For updates and most current information, go to www.micrel.com.

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

Micrel, Inc. is a leading global manufacturer of IC solutions for the worldwide high performance linear and power, LAN, and timing & communications markets. The Company's products include advanced mixed-signal, analog & power semiconductors; high-performance communication, clock management, MEMs-based clock oscillators & crystal-less clock generators, Ethernet switches, and physical layer transceiver ICs. Company customers include leading manufacturers of enterprise, consumer, industrial, mobile, telecommunications, automotive, and computer products. Corporation headquarters and state-of-the-art wafer fabrication facilities are located in San Jose, CA, with regional sales and support offices and advanced technology design centers situated throughout the Americas, Europe, and Asia. Additionally, the Company maintains an extensive network of distributors and reps worldwide.

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this datasheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.

Revision History

Date	Change Description/Edits by:	Rev.
8/4/10	Added new paragraph to disclaimer in boiler plate. Per Colin Sturt. M.Galvan	14
1/16/13	Complete rework	15
5/8/14	Updated Contact Email	16