
4.25 Gbps Precision, CML 2:1 MUX with Internal Termination and Fail Safe Input

Features

- Precision 400 mV CML 2:1 MUX
- Guaranteed AC Performance Over Temperature and Voltage:
 - DC-to >4.25 Gbps Throughput
 - <370 ps Propagation Delay (IN-to-Q)
 - <90 ps Rise/Fall Times
- Fail Safe Input
 - Prevents Outputs from Oscillating when Input is Invalid
- Unique, Patented MUX Input Isolation Design Minimizes Adjacent Channel Crosstalk
- Ultra-low Jitter Design
 - <1 ps_{RMS} Cycle-to-Cycle Jitter
 - <10 ps_{PP} Total Jitter
 - <1 ps_{RMS} Random Jitter
 - <10 ps_{PP} Deterministic Jitter
- High-speed CML Outputs
- 2.5V ±5% or 3.3V ±10% Power Supply Operation
- Industrial Temperature Range: -40°C to +85°C
- Available in 16-lead 3 mm × 3 mm VQFN Package

Applications

- Data Distribution: OC-48, OC-48+FEC, XAUI
- SONET Clock and Data Distribution
- Fibre Channel Clock and Data Distribution
- Gigabit Ethernet Clock and Data Distribution

Markets

- Storage
- ATE
- Test and Measurement
- Enterprise Networking Equipment
- High-end Servers
- Access


General Description

The SY58609U is a 2.5/3.3V, high-speed, fully differential CML 2:1 MUX capable of processing clock signals up to 2.5 GHz and data patterns up to 4.25 Gbps. The SY58609U is optimized to provide a buffered output of the selected input with less than 20 ps of skew and less than 10pspp total jitter.

The differential input includes Microchip's unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals, (AC- or DC-coupled) as small as 100 mV (200 mVpp) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an integrated reference voltage (V_{REF-AC}) is provided to bias the VT pin. The outputs are 400 mV CML, with extremely fast rise/fall times guaranteed to be less than 90 ps.


The SY58609U operates from a 2.5V ±5% supply or 3.3V ±10% supply and is guaranteed over the full industrial temperature range (-40°C to +85°C). For applications that require LVPECL or LVDS outputs, consider Microchip's SY58610U and SY58611U, 2:1 MUX with 800 mV and 325 mV output swings, respectively. The SY58609U is part of Microchip's high-speed Precision Edge[®] product line.

Package Type



SY58609U

Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings[†]

| | |
|--|------------------------------------|
| Supply Voltage (V_{CC}) | -0.5V to +4.0V |
| Input Voltage (V_{IN}) | -0.5V to V_{CC} |
| CML Output Voltage (V_{OUT}) | $V_{CC} - 1.0V$ to $V_{CC} + 0.5V$ |
| Current (I_T), source or sink on V_T pin | ± 100 mA |
| Input Current, source or sink current on (I_N , $/I_N$) | ± 50 mA |
| Current (V_{REF}), source or sink current on V_{REF-AC} (Note 4) | ± 0.5 mA |

Operating Ratings^{††}

| | |
|-----------------------------|-------------------|
| Supply Voltage (V_{CC}) | +2.375V to +3.60V |
|-----------------------------|-------------------|

[†] **Notice:** Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

^{††} **Notice:** The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

Note 1: Due to the limited drive capability, use for input of the same package only.

TABLE 1-1: DC ELECTRICAL CHARACTERISTICS

| All values applicable for when $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ unless otherwise stated. (Note 1) | | | | | | |
|---|----------------|----------------|------|----------------|----------|------------------------|
| Parameter | Symbol | Min. | Typ. | Max. | Units | Conditions |
| Power Supply Voltage Range | V_{CC} | 2.375 | 2.5 | 2.625 | V | — |
| | | 3.0 | 3.3 | 3.6 | | |
| Power Supply Current | I_{CC} | — | 50 | 60 | mA | No load, max. V_{CC} |
| Differential Input Resistance (IN-to-/IN) | R_{DIFF_IN} | 90 | 100 | 110 | Ω | — |
| Input HIGH Voltage (IN, /IN) | V_{IH} | $V_{CC} - 1.6$ | — | V_{CC} | V | Note 2 |
| Input LOW Voltage (IN, /IN) | V_{IL} | 0.2 | — | $V_{IH} - 0.1$ | V | — |
| Input Voltage Swing (IN, /IN) | V_{IN} | 0.1 | — | 1.0 | V | See Figure 8-1, Note 3 |
| Differential Input Voltage Swing ($ I_N - /I_N $) | V_{DIFF_IN} | 0.2 | — | — | V | See Figure 8-2 |
| Input Voltage Threshold that Triggers FSI | V_{IN_FSI} | — | 30 | 100 | mV | — |
| AC Reference Voltage | V_{REF-AC} | $V_{CC} - 1.3$ | — | $V_{CC} - 1.0$ | V | — |
| Voltage from Input to V_T | V_{T_IN} | — | — | 1.28 | V | — |

Note 1: The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

2: V_{IH} (min.) not lower than 1.2V.

3: V_{IN} (max.) is specified when V_T is floating.

SY58609U

TABLE 1-2: CML OUTPUTS DC ELECTRICAL CHARACTERISTICS

$V_{CC} = +2.5V \pm 5\%$ or $+3.3V \pm 10\%$; $R_L = 100\Omega$ across the outputs; and $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise stated. (Note 1)

| Parameter | Symbol | Min. | Typ. | Max. | Units | Conditions |
|-----------------------------------|-----------------|------------------|------------------|----------|----------|------------------------------|
| Output High Voltage | V_{OH} | $V_{CC} - 0.020$ | $V_{CC} - 0.010$ | V_{CC} | V | $R_L = 50\Omega$ to V_{CC} |
| Output Voltage Swing | V_{OUT} | 325 | 400 | 500 | mV | See Figure 8-1 |
| Differential Output Voltage Swing | V_{DIFF_OUT} | 650 | 800 | 1000 | mV | See Figure 8-2 |
| Output Source Impedance | R_{OUT} | 45 | 50 | 55 | Ω | — |

Note 1: The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

TABLE 1-3: LVTTTL/CMOS DC ELECTRICAL CHARACTERISTICS

$V_{CC} = +2.5V \pm 5\%$ or $+3.3V \pm 10\%$; $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise stated. (Note 1)

| Parameter | Symbol | Min. | Typ. | Max. | Units | Conditions |
|--------------------|----------|------|------|------|---------|------------|
| Input HIGH Voltage | V_{IH} | 2.0 | — | — | V | — |
| Input LOW Voltage | V_{IL} | — | — | 0.8 | V | — |
| Input HIGH Current | I_{IH} | -125 | — | 30 | μA | — |
| Input LOW Current | I_{IL} | -300 | — | — | μA | — |

Note 1: The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

TABLE 1-4: AC ELECTRICAL CHARACTERISTICS

$V_{CC} = +2.5V \pm 5\%$ or $+3.3V \pm 10\%$; $R_L = 100\Omega$ across the outputs; Input $t_r/t_f \leq 300$ ps; and $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise stated. (Note 1)

| Parameter | Symbol | Min. | Typ. | Max. | Units | Conditions |
|-------------------------------------|--------------|------|------|------|-------------------|-----------------------------|
| Maximum Operating Frequency | f_{MAX} | 4.25 | — | — | Gbps | NRZ Data |
| | | 2.5 | 3 | — | GHz | $V_{OUT} > 200$ mV (Clock) |
| Propagation Delay (IN-to-Q) | t_{pd} | 180 | 330 | 450 | ps | $V_{IN}: 100$ mV – 200 mV |
| | | 140 | 270 | 370 | ps | $V_{IN}: > 200$ mV |
| SEL-to-Q | t_{pd} | 150 | — | 450 | ps | — |
| Input-to-Input Skew | t_{SKEW} | — | 5 | 20 | ps | Note 2, Note 3 |
| Part-to-Part Skew | | — | — | 150 | ps | Note 4 |
| Data (Random Jitter) | t_{JITTER} | — | — | 1 | ps _{RMS} | Note 5 |
| Data (Deterministic Jitter) | | — | — | 10 | ps _{PP} | Note 6 |
| Clock (Cycle-to-Cycle Jitter) | | — | — | 1 | ps _{RMS} | Note 7 |
| Clock (Total Jitter) | | — | — | 10 | ps _{PP} | Note 8 |
| Output Rise/Fall Time 20% to 80% | t_r, t_f | 35 | 50 | 90 | ps | At full output swing. |
| Duty Cycle | α | 47 | — | 53 | % | Differential I/O. |

- Note 1:** High-frequency AC-parameters are guaranteed by design and characterization.
- 2:** Input-to-Input skew is the time difference between the two inputs and one output, under identical input transitions.
- 3:** Input-to-Input Skew is included in IN-to-Q propagation delay.
- 4:** Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature, same transition edge, and no skew at the edges at the respective inputs.
- 5:** Random jitter is measured with a K28.7 pattern, measured at $\leq f_{MAX}$.
- 6:** Deterministic jitter is measured at 2.5 Gbps with both K28.5 and 223 – 1 PRBS pattern.
- 7:** Cycle-to-cycle jitter definition: The variation period between adjacent cycles over a random sample of adjacent cycle pairs. $t_{JITTER_CC} = T_n - T_{n+1}$, where T is the time between rising edges of the output signal.
- 8:** Total jitter definition: With an ideal clock input frequency of $\leq f_{MAX}$ (device), no more than one output edge in 10^{12} output edges will deviate by more than the specified peak-to-peak jitter value.

TABLE 1-5: TEMPERATURE SPECIFICATIONS

| Parameter | Symbol | Min. | Typ. | Max. | Units | Conditions |
|--|---------------|------|------|------|--------------|--------------------|
| Temperature Range | | | | | | |
| Operating Ambient Temperature | T_A | -40 | — | +85 | $^\circ C$ | — |
| Maximum Operating Junction Temperature | T_{JMAX} | — | +125 | — | $^\circ C$ | — |
| Lead Temperature | T_{LEAD} | — | +260 | — | $^\circ C$ | Soldering, 20 sec. |
| Storage Temperature | T_S | -65 | — | +150 | $^\circ C$ | — |
| Package Thermal Resistance (Note 1) | | | | | | |
| VQFN, Still Air | θ_{JA} | — | +60 | — | $^\circ C/W$ | — |
| VQFN, Junction-to-Board | ψ_{JB} | — | +33 | — | $^\circ C/W$ | — |

- Note 1:** Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. ψ_{JB} and θ_{JA} values are determined for a 4-layer board in still-air number, unless otherwise stated.

SY58609U

2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Table 2-1](#).

TABLE 2-1: PIN FUNCTION TABLE

| Pin Number | Pin Name | Description |
|----------------|------------------------|--|
| 1, 4 | VT0, VT1 | Input Termination Center-Tap: Each side of the differential input pair terminates to the VT pin. This pin provides a center-tap to a termination network for maximum interface flexibility. See “Input Interface Applications” subsection. |
| 2, 3 | VREF-AC0 VREF-AC1 | Reference Voltage: These outputs bias to $V_{CC} - 1.2V$. They are used for AC-coupling inputs IN and /IN. Connect VREF-AC directly to the corresponding VT pin. Bypass with 0.01 μF low ESR capacitor to VCC. Due to limited drive capability, the VREF-AC pin is only intended to drive its respective VT pin. Maximum sink/source current is ± 0.5 mA. See “Input Interface Applications” subsection. |
| 5, 6 15, 16 | IN1, /IN1 IN0, /IN0 | Differential Inputs: These input pairs are the differential signal inputs to the device. Inputs accept DC-Coupled differential signals as small as 100 mV (200 mVpp). Each pin of the pairs internally terminates with 50 Ω to the VT pin. If the input swing falls below a certain threshold (typical 30 mV), the Fail Safe Input (FSI) feature will guarantee a stable output by latching the output to its last valid state. See “Input Interface Applications” subsection. |
| 7 | SEL | Single-Ended Input: This single-ended TTL/CMOS-compatible input selects the inputs to the multiplexer. Note that this input is internally connected to a 25 k Ω pull-up resistor and will default to logic HIGH state if left open. The input-switching threshold is $V_{CC}/2$. |
| 8, 13 | VCC | Positive Power Supply: Bypass with 0.1 μF 0.01 μF low ESR capacitors as close to the VCC pins as possible. |
| 9, 12 | /Q, Q | CML Differential Output Pair: Differential buffered output copy of the selected input signal. The output swing is typically 400 mV. Normally terminate with 100 Ω across Q and /Q. Unused output pair may be left floating with no impact on jitter. See “CML Output Termination” subsection. |
| 10, 11 | GND | Ground. Exposed pad must be connected to a ground plane that is the same potential as the ground pins. |
| 14 | NC | No connect. |

3.0 TYPICAL CHARACTERISTICS

$V_{CC} = 2.5V$; $GND = 0V$; $V_{IN} = 100\text{ mV}$; $R_L = 100\Omega$ across the outputs; and $T_A = 25^\circ\text{C}$, unless otherwise stated.




FIGURE 3-1: FREQUENCY RESPONSE.




FIGURE 3-4: PROPAGATION DELAY VS. INPUT RISE/FALL TIME.




FIGURE 3-2: PROPAGATION DELAY VS. INPUT RISE/FALL TIME.




FIGURE 3-5: PROPAGATION DELAY VS. INPUT RISE/FALL TIME.




FIGURE 3-3: PROPAGATION DELAY VS. INPUT RISE/FALL TIME.

4.0 TYPICAL WAVEFORMS (FUNCTIONAL CHARACTERISTICS)

$V_{CC} = 2.5V$; $GND = 0V$; $V_{IN} = 325\text{ mV}$; $R_L = 100\Omega$ across the outputs; and $T_A = 25^\circ\text{C}$, unless otherwise stated.




FIGURE 4-1: 1.25 GBPS DATA.




FIGURE 4-4: 4.25 GBPS DATA.




FIGURE 4-2: 2.5 GBPS DATA.




FIGURE 4-5: 625 MHz CLOCK.




FIGURE 4-3: 3.2 GBPS DATA.




FIGURE 4-6: 1.25 GHZ CLOCK.




FIGURE 4-7: 2 GHZ CLOCK.




FIGURE 4-8: 3 GHZ CLOCK.

5.0 CML OUTPUT TERMINATION




FIGURE 5-1: CML DC-COUPLED TERMINATION.




FIGURE 5-3: CML AC-COUPLED TERMINATION.




FIGURE 5-2: CML DC-COUPLED TERMINATION.

6.0 FUNCTIONAL DESCRIPTION

6.1 Fail-Safe Input (FSI)

The input includes a special failsafe circuit to sense the amplitude of the input signal and to latch the outputs when there is no input signal present, or when the amplitude of the input signal drops sufficiently below 100mV_{PK} (200mV_{PP}), typically 30mV_{PK}. Maximum frequency of the SY58609U is limited by the FSI function.

6.2 Input Clock Failure Case

If the input clock fails to a floating, static, or extremely low signal swing, the FSI function will eliminate a metastable condition and guarantee a stable output. No ringing and no undetermined state will occur at the output under these conditions.

Note that the FSI function will not prevent duty cycle distortion in case of a slowly deteriorating (but still toggling) input signal. Due to the FSI function, the propagation delay will depend on rise and fall time of the input signal and on its amplitude. Refer to “Typical Characteristics” for detailed information.

7.0 TIMING DIAGRAMS




FIGURE 7-1: TIMING DIAGRAM: PROPAGATION DELAY.




FIGURE 7-2: TIMING DIAGRAM: FAIL-SAFE FEATURE.

SY58609U




FIGURE 7-3: TIMING DIAGRAM: SEL-TO-Q DELAY.

8.0 SINGLE-ENDED AND DIFFERENTIAL SWINGS




FIGURE 8-1: SINGLE-ENDED VOLTAGE SWING.




FIGURE 8-2: DIFFERENTIAL VOLTAGE SWING.

SY58609U

9.0 INPUT AND OUTPUT STAGE




FIGURE 9-1: SIMPLIFIED DIFFERENTIAL INPUT BUFFER.




FIGURE 9-2: SIMPLIFIED CML OUTPUT BUFFER.

10.0 INPUT INTERFACE APPLICATIONS




FIGURE 10-1: DC-COUPLED CML INPUT INTERFACE.




FIGURE 10-4: AC-COUPLED LVPECL INPUT INTERFACE.




FIGURE 10-2: AC-COUPLED CML INPUT INTERFACE.




FIGURE 10-5: DC-COUPLED LVDS INPUT INTERFACE.





FIGURE 10-3: DC-COUPLED LVPECL INPUT INTERFACE.

SY58609U

11.0 PACKAGING INFORMATION


11.1 Package Marking Information



| | | |
|----------------|--|---|
| Legend: | XX...X | Product code or customer-specific information |
| | W | Week code |
| | NNN | Alphanumeric traceability code (week) |
| | * | This package is Pb-free. The Pb-free JEDEC designator can be found on the outer packaging for this package. |
| | • | Pin one index is identified by a dot |
| Note: | In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo. | |
| | Underbar (_) and/or Overbar (¯) symbol may not be to scale. | |

16-Lead 3 mm × 3 mm VQFN [NCA] Package Outline and Recommended Land Pattern

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-1103-NCA Rev C Sheet 1 of 2

SY58609U

16-Lead 3 mm × 3 mm VQFN [NCA] Package Outline and Recommended Land Pattern

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| | | Units | MILLIMETERS | | |
|-------------------------|----|-------|-------------|------|------|
| Dimension Limits | | | MIN | NOM | MAX |
| Number of Terminals | N | | 16 | | |
| Pitch | e | | 0.50 BSC | | |
| Overall Height | A | | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | | 0.00 | 0.02 | 0.05 |
| Terminal Thickness | A3 | | 0.203 REF | | |
| Overall Length | D | | 3.00 BSC | | |
| Exposed Pad Length | D2 | | 1.50 | 1.55 | 1.60 |
| Overall Width | E | | 3.00 BSC | | |
| Exposed Pad Width | E2 | | 1.50 | 1.55 | 1.60 |
| Terminal Width | b | | 0.18 | 0.23 | 0.28 |
| Terminal Length | L | | 0.35 | 0.40 | 0.45 |
| Terminal-to-Exposed-Pad | K | | 0.33 REF | | |


Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1103-NCA Rev C Sheet 2 of 2

16-Lead 3 mm × 3 mm VQFN [NCA] Package Outline and Recommended Land Pattern

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Dimension Limits | Units | MILLIMETERS | | |
|----------------------------------|-------|-------------|------|------|
| | | MIN | NOM | MAX |
| Contact Pitch | E | 0.50 BSC | | |
| Center Pad Width | X2 | | | 1.60 |
| Center Pad Length | Y2 | | | 1.60 |
| Contact Pad Spacing | C1 | | 2.72 | |
| Contact Pad Spacing | C2 | | 2.72 | |
| Contact Pad Width (Xnn) | X1 | | | 0.23 |
| Contact Pad Length (Xnn) | Y1 | | | 0.48 |
| Contact Pad to Center Pad (Xnn) | G1 | 0.32 | | |
| Contact Pad to Contact Pad (Xnn) | G2 | 0.27 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-3103-NCA Rev C

SY58609U

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (March 2024)

- Converted Micrel data sheet for SY58609U to Microchip format as DS20006873A.
- Minor text changes throughout.

SY58609U

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

| <u>PART NO.</u> | X | X | X | -XX |
|----------------------------|----------------------|---------|--|--------------------|
| Device | Supply Voltage Range | Package | Temperature Range | Special Processing |
| Device: | SY58609 | = | 4.25 Gbps Precision, CML 2:1 MUX with Internal Termination and Fail Safe Input | |
| Voltage Option: | U | = | 2.5V/3.3V | |
| Package: | M | = | 16-Lead VQFN | |
| Temperature Range: | G | = | -40°C to 85°C | |
| Special Processing: | <blank> | = | 100/Tube | |
| | TR | = | 1,000/Reel | |

Examples:

- a) **SY58609UMG**
2.5V/3.3V, 16-Lead VQFN, -40°C to 85°C, 100/Tube
- b) **SY58609UMG-TR**
2.5V/3.3V, 16-Lead VQFN, -40°C to 85°C, 1,000/Reel

SY58609U

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGA, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-4170-4



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit

Novi, MI
Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis

Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles

Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC

Tel: 919-844-7510

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto

Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820