


General Description

SY6953 is a wide input, high integrated and high efficiency Buck mode battery charger. It accepts 4-28V input and supports 2-4 cells Li-ion and Li-polymer battery. The charge current up to 2A can be programmed by using the external resistor for different portable applications. It also has a programmable charge timeout and adaptive input power limit for safety battery charge operation. It consists of 30V rating reverse blocking FET and power switching FETs with low ON resistance to achieve high charge efficiency and simple peripheral circuit design.

SY6953 along with small QFN3x3-18 footprint provides small PCB area application.

Ordering Information



Ordering Number	Package type	Note
SY6953QIC	QFN3x3-18	

Features

- Wide Input Voltage Range: 4V to 28V
- Constant Voltage Selectable: 4.1V/4.2V/4.35V per Cell
- Charge Current up to 2A for 2 Cells Battery
- Charge Current up to 1.6A for 3 Cells Battery
- Charge Current up to 1.5A for 4 Cells Battery
- Programmable VDPM
- Programmable Input Current Limit
- Programmable Charge Timer
- Trickle Current / Constant Current / Constant Voltage Charging Mode
- Thermal Regulation
- Input Voltage UVLO and OVP Protection
- BAT OVP and Short Protection
- Over Temperature Protection
- Charging Status Indication
- NTC JEITA Compliance
- Package QFN3x3-18

Applications

- Floor Cleaning Robot
- Window & Door Automation
- Smart Speaker
- Electrical Tools

Application Circuit





Figure1. Schematic Diagram

Pinout (top view)


(QFN3x3-18)

 Top Mark: CNWxyz, (Device code: CNW, x =year code, y =week code, z =lot number code)

Pin Name	Pin No	Description
ILIM	1	Input current limit program pin. Connect a resistor from this pin to GND to program input current limit. The mirror current about 1/3000 of the blocking FET current will dump into the external resistor through ILIM pin and compared to the internal reference 1V. So $I_{INLIM} = (1V/R_{ILIM}) \times 3000$
IN	2	Analog power input pin. Connect a MLCC from this pin to ground to decouple high harmonic noise. This pin has OVP and UVLO function to make the charger operate within safe input voltage area. Suggest 1uF at least on this pin to ground.
PMID	3	Connected to the drain of the reverse blocking NFET and HSFET. Suggest 10uF at least on this pin to ground.
LX	4	Switch node pin. Connect to external inductor.
PGND	5,6	Power ground pin.
BST	7	Boot strap for high HSFET driver.
VDD	8	Internal LDO output. Connect this pin with 1uF capacitor to ground.
SGND	9	Signal ground pin.
NTC	10	Thermal protection pin. It will meet JEITA spec and refer to description section.
CV	11	Battery CV voltage selection pin. Pull low for 4.2V/cell, pull high for 4.35V/cell and float this pin for 4.1V/cell.
BAT	12	Battery positive pin.
RS	13	Charge current sense resistor positive pin.
CELL	14	Battery cell selection pin. Different cell numbers can be selected by this pin. Float for 2 cells, pull low for 3 cells, pull high for 4 cells.
TIM	15	Charge time limit pin. Connect this pin with a capacitor to ground. Internal current source charges the capacitor for TC mode and fast charge (CV&CC) mode's charge time limit. TC charge time limit is about 1/9 of fast charge time limit.
STAT	16	Charge status indication pin. It is open drain output and pulled high to IN thru a LED to indicate the charge in process. When the charge is done, LED is off. When some fault happens during charging, LED will flash with 2Hz frequency.
EN	17	IC enable pin. Pull high to enable the IC and low to shut down the IC. Floating this pin will also shut down the IC.
VSEN	18	Input voltage sense pin. If the voltage drops to internal 1.2V reference voltage, the input voltage will be clamped to the setting value.

Block Diagram




Figure2. Block Diagram

Absolute Maximum Ratings (Note 1)

IN, PMID, LX, BAT, VSEN, STAT, CV, CELL, EN	-----	-0.3V to 33V
TIM, VDD, NTC, ILIM	-----	-0.3V to 4V
RS-BAT	-----	-0.3V to +0.3V
BST-LX	-----	-0.3V to 4V
LX Pin Current Continuous	-----	2A
Power Dissipation, P_D @ $T_A = 25^\circ\text{C}$, QFN3x3-18	-----	1.6W
Package Thermal Resistance (Note 2)		
θ_{JA}	-----	75 $^\circ\text{C}/\text{W}$
θ_{JC}	-----	20 $^\circ\text{C}/\text{W}$
Junction Temperature Range	-----	-40 $^\circ\text{C}$ to +125 $^\circ\text{C}$
Lead Temperature (Soldering, 10 sec.)	-----	260 $^\circ\text{C}$
Storage Temperature Range	-----	-65 $^\circ\text{C}$ to 150 $^\circ\text{C}$

Recommended Operating Conditions (Note 3)

IN	-----	4V to 28V
PMID, LX, BAT, VSEN, STAT, CV, CELL, EN	-----	0V to 28V
TIM, ILIM, NTC	-----	0V to 3.3V
RS-BAT	-----	-0.25V to +0.25V
Junction Temperature Range	-----	-40 $^\circ\text{C}$ to 100 $^\circ\text{C}$
Ambient Temperature Range	-----	-40 $^\circ\text{C}$ to 85 $^\circ\text{C}$

Electrical Characteristics

$T_A=25\text{ }^\circ\text{C}$, $V_{IN}=20\text{V}$, $GND=0\text{V}$, $C_{IN}=1\mu\text{F}$, $C_{PMID}=10\mu\text{F}$, $L=4.7\mu\text{H}$, $R_S=25\text{m}\Omega$, $C_{TIM}=330\text{nF}$, unless otherwise specified.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Bias Supply (V_{IN})						
Supply Voltage Operation Range	V_{IN}		4		28	V
Input Voltage Lockout Threshold	V_{UVLO}	V_{IN} rising and measured from IN to PGND	3.5		3.9	V
Input Voltage Lockout Hysteresis	ΔV_{UVLO}	Measured from IN to PGND		0.2		V
Input Over Voltage Protection	V_{IN_OVP}	V_{IN} rising and measured from IN to PGND		29		V
Input Over Voltage Protection Hysteresis	ΔV_{IN_OVP}	Measured from IN to PGND		0.5		V
Quiescent Current						
Battery Discharge Current	I_{BAT}	Input absent, $V_{BAT}=17.4\text{V}$		15	25	μA
Input Quiescent Current	I_{IN}	$V_{IN}=28\text{V}$, $EN=1$, No switching		0.8	1.1	mA
Input Shutdown Current	I_{SD}	$V_{IN}=28\text{V}$, $EN=0$		60		μA
Oscillator and PWM						
Switching Frequency	f_{SW}			500		kHz
Main NFET Minimum On Time	t_{ON_MIN}			100		ns
Main N-FET Minimum Off Time	t_{OFF_MIN}			100		ns
Power MOSFET						
$R_{DS(ON)}$ of Main N-FET	R_{HSFET}			120		$\text{m}\Omega$
$R_{DS(ON)}$ of Rectified N-FET	R_{LSFET}			180		$\text{m}\Omega$
$R_{DS(ON)}$ of Blocking N-FET	R_{BKFET}			150		$\text{m}\Omega$
Voltage Regulation						
Battery Charge Voltage	V_{BAT_REG}	2-cell, CV is floating		8.2		V
		2-cell, $V_{CV}<0.4\text{V}$		8.4		
		2-cell, $V_{CV}>1.5\text{V}$		8.7		
		3-cell, CV is floating		12.3		
		3-cell, $V_{CV}<0.4\text{V}$		12.6		
		3-cell, $V_{CV}>1.5\text{V}$		13.05		
		4-cell, CV is floating		16.4		
		4-cell, $V_{CV}<0.4\text{V}$		16.8		
		4-cell, $V_{CV}>1.5\text{V}$		17.4		
Recharge Threshold refer to V_{BAT_REG}	ΔV_{RCH}	2-cell battery		200		mV
		3-cell battery		300		
		4-cell battery		400		
Trickle Charge Rising Edge Threshold	V_{TRK}	2-cell battery		5.6		V
		3-cell battery		8.4		
		4-cell battery		11.2		
Charge Current						
Charge Current Accuracy for Constant Current Mode	I_{CC}	$I_{CC}=30\text{mV}/R_S$	-4%		4%	
Charge Current Accuracy for Trickle Current Mode	I_{TC}	$I_{TC}=3\text{mV}/R_S$	-25%		25%	
Termination Current	I_{TERM}	$I_{TERM}=3\text{mV}/R_S$	-25%		25%	

Input Current Limit						
Input Current Limit Accuracy	I_{INLIM}	$I_{INLIM}=500mA$	-5%		5%	
BAT Voltage OVP						
BAT OVP Threshold	V_{BAT_OVP}	V_{BAT} rising		104		% V_{BAT_REG}
BAT OVP Threshold Hysteresis	ΔV_{BAT_OVP}			2		% V_{BAT_REG}
VDPM Reference						
Reference for VDPM	V_{VSEN_DPM}			1.2		V
VDD Regulation						
VDD LDO Voltage	V_{VDD}	$V_{IN}>4V, EN=1$		3.3		V
VDD Current Capacity	I_{VDD}	$V_{VDD}=3V$	20			mA
VDD Current Limit	I_{VDD_LIMIT}	VDD short to ground			50	mA
Timer						
Trickle Current Charge Timeout	t_{TC}	$C_{TIM}=330nF$		0.5		hour
Constant Current Charge Timeout	t_{CC}			4.5		hour
Charge Mode Change Delay Time	t_{MC}			30		ms
Termination Delay Time	t_{TERM}			30		ms
Recharge Time Delay	t_{RCHG}			30		ms
Cycle-by-Cycle Peak Current Limit						
Power FET Current Limit	I_{PEAK}	$V_{BAT}> V_{SHORT}$		3		A
BAT Short Protection						
BAT Short Protection Threshold	V_{SHORT}	V_{BAT} falling		2.00		V
Auto Shut Down						
Auto Shutdown Voltage Threshold	V_{ASD}	V_{IN} falling, measured from IN to BAT		200		mV
Auto Shutdown Voltage Threshold Hysteresis	V_{ASD_HYS}	V_{IN} rising hysteresis, measured from IN to BAT		80		
Logic Control						
High Level Logic for EN	V_{EN_H}		1.5			V
Low Level Logic for EN	V_{EN_L}				0.4	V
High Level Logic for CV,CELL	V_{LOGIC_H}		3			V
Low Level Logic for CV,CELL	V_{LOGIC_L}				0.5	V
NTC Thermal Protection JEITA Spec						
T1(0 °C) Threshold	V_{NTC_T1}	V_{NTC} rising		73.25		% V_{VDD}
T1(0 °C) Threshold Hysteresis	$V_{NTC_T1_HYS}$			1.25		
T2(10 °C) Threshold	V_{NTC_T2}	V_{NTC} rising		68.25		
T2(10 °C) Threshold Hysteresis	$V_{NTC_T2_HYS}$			1.25		
T3(45 °C) Threshold	V_{NTC_T3}	V_{NTC} falling		44.75		
T3(45 °C) Threshold Hysteresis	$V_{NTC_T3_HYS}$			1.2		
T5(60 °C) Threshold	V_{NTC_T5}	V_{NTC} falling		34.375		
T5(60 °C) Threshold Hysteresis	$V_{NTC_T5_HYS}$			1.2		
Thermal Regulation and Thermal Shutdown						
Junction Thermal Regulation Accuracy	T_{J_REG}			120		°C
Thermal Shutdown Threshold	T_{SD}			150		°C
Thermal Shutdown Threshold Hysteresis	T_{SD_HYS}	Falling Edge		20		°C



Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Note 2: θ_{JA} is measured in the natural convection at $T_A = 25\text{ }^\circ\text{C}$ on a low effective four-layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard.

Note 3: The device is not guaranteed to function outside its operating conditions


Silergy Corp. Confidential- Prepared for DHD

Typical Performance Characteristics

($T_A=25\text{ }^\circ\text{C}$, $V_{IN}=20\text{V}$, $C_{IN}=1\mu\text{F}$, $C_{PMID}=10\mu\text{F}$, $L=4.7\mu\text{H}$, $R_S=25\text{m}\Omega$, unless otherwise specified)




Steady Waveform at CC Mode
($V_{BAT}=10V$, $I_{CHG}=1.2A$)




Time (1 μ s/div)

Steady Waveforms at TC Mode
($V_{BAT}=5V$)




Time (1 μ s/div)

Insert and Remove Adapter
(CC Mode, $V_{BAT}=10V$)




Time (400ms/div)

Insert and Remove Battery
(CC Mode, $V_{BAT}=10V$)




Time (1s/div)

NTC JEITA Function
(CV Mode, $I_{CHG}=0.6A$)



Time (400ms/div)

NTC JEITA Function
(CC Mode, $V_{BAT}=10V$)



Time (1s/div)

General Function Description

SY6953 is a 4-28V input, 2-4 cells Li-Ion synchronous Buck charger. The charge current up to 2A can be programmed by using the external resistor for different portable applications. It also has a programmable charge timeout and adaptive input power limit for safety battery charge operation. It consists of 30V rating reverse blocking FET and power switching FETs with low ON resistance to achieve high charge efficiency and simple peripheral circuit design.

SY6953 along with small QFN3x3-18 footprint provides small PCB area application.

Switching Mode Control Strategy

SY6953 utilizes quasi-fixed frequency control to simplify the internal close-loop compensation design. The quasi-fixed frequency settled at 500 kHz is easy for the size minimization of peripheral circuit design.

Operation Principle

SY6953 works as a synchronous Buck mode battery charger when the adapter is present. It utilizes 500 kHz switching frequency to minimize the PCB design.

The charger will operate in battery short mode, trickle charge mode, constant current charge mode and constant voltage charge mode according to the battery voltage. The charge current in every mode is showed in following charge curve. In constant voltage mode, if charge current is lower than termination current, the charger will stop charging until battery voltage drops to recharge voltage.




Figure3. Charge Curve

Input Power Limit Principle

For prevent input source overloading, SY6953 has IDPM and VDPM loop to limit the input power.

It will automatically decrease charge current when input current exceeds setting value or VSEN voltage drops to internal 1.2V reference.

Charging Status Indication Description

STAT is an open drain pin and a pull up resistor is needed for charging status indication. Connect a LED from IN to STAT pin, LED ON means Charge-in-Process, LED OFF means Charge Done, LED Flashing with 2Hz means Fault Mode.

1. Charge-In-Process – Pull and keep STAT pin to Low;
2. Charge Done – Pull and keep STAT pin to High;
3. Fault Mode – Output high and low voltage alternatively with 2Hz frequency. The faults include input OVP, BAT OVP, BAT short, NTC JEITA UTP/OTP (below T1 or above T5), Time-out and Thermal shutdown.

Full Charger Protections Description

In charge mode, SY6953 has full protections to protect the IC and the battery.

Input Over Voltage Protection – SY6953 has IN over voltage protection. It will stop charge when input OVP occurs. IC will auto recover normal operation when this fault removes.

BAT Over Voltage Protection – SY6953 will stop charge when BAT OVP occurs. IC will auto recover normal operation when this fault removes.

Timeout Protection – The charger can detect a bad battery. It will stop charge and latch off when the charger works over safety time which is set by C_{TIM} . Only recycling the input or EN signal can release this fault.

JEITA NTC Thermal Protection – When NTC voltage is lower than V_{NTC_T5} threshold or higher than V_{NTC_T1} threshold, the converter will stop charge. IC will auto recover when this fault removes.

Thermal Shutdown Protection – The IC will stop operation when the junction temperature is higher than 150 °C. It will auto recover normal when this fault removes.

Charge JEITA Guideline Compliance

To improve the safety of charging Li-ion batteries, JEITA recommend the voltage on NTC pin must be within the V_{NTC_T1} to V_{NTC_T5} thresholds. If NTC voltage exceeds the V_{NTC_T1} - V_{NTC_T5} range, the controller suspends charging and waits until the battery temperature is within the T_1 to T_5 range. At cool temperature (T_1 - T_2), JEITA recommends the charge current to be reduced to at least half of the constant charge current or lower. At warm temperature (T_3 - T_5), JEITA recommends charge voltage less than 4.1V (for 4.2V CV voltage).

SY6953 can meet the JEITA requirement. The voltage setting at warm temperature (T_3 - T_5) can be $150mV \cdot cells$ lower than V_{BAT_REG} . The current setting at cool temperature (T_1 - T_2) can be reduced to 50% of fast charge current I_{CC} .




Figure4. JEITA Guideline

Application Information

Because of the high integration of SY6953, the application circuit based on this regulator IC is rather simple. Only input capacitor C_{PMID} , output capacitor C_{BAT} , inductor L , NTC resistors R_1 , R_2 , charge current sense resistor R_S and timer capacitor C_{TIM} need to be selected for the targeted application specification.

NTC Resistor

SY6953 monitors battery temperature by measuring the VDD voltage and NTC voltage. It will trigger JEITA protection when the ratio K ($K = V_{NTC}/V_{VDD}$) reaches the related threshold.

The temperature sensing network is showed as below.




Figure5. NTC Resistors

For JEITA standard, $T_1=0^\circ\text{C}$, $T_2=10^\circ\text{C}$, $T_3=45^\circ\text{C}$, $T_5=60^\circ\text{C}$.

NTC resistors should be chosen at $R_1=5.24\text{k}\Omega$, $R_2=30.28\text{k}\Omega$.

Input Voltage Threshold for Input Power Limit

SY6953 will monitor input voltage by measuring the VSEN voltage, when VSEN drops below the internal 1.2V reference, SY6953 will decrease the duty cycle to reduce the charge current.

The input voltage sense network is shown below, choose R_{UP} , R_{DOWN} to set the input voltage threshold V_{INT} :




Figure6. Input Voltage Sense Network

$$V_{INT} = \frac{V_{VSEN_DPM} \times (R_{DOWN} + R_{UP})}{R_{DOWN}} \quad \text{Unit: V}$$

V_{VSEN_DPM} is 1.2V.

Charge Current Sense Resistor R_S

The charging current sense resistor R_S is calculated as below:

$$R_S = \frac{30\text{mV}}{I_{CC}} \quad \text{Unit: m}\Omega$$

where the I_{CC} is the battery constant charge current, unit is ampere.

Timer Capacitor C_{TIM}

The charger also provides a programmable charge timer. The charge time is programmed by the capacitor connected between the TIM pin and GND. The capacitance is given by the formula:

$$C_{TIM} = 2 \times 10^{-11} \text{S} \times t_{CC} \quad \text{Unit: F}$$

t_{CC} is the permitted fast charge time, unit is second.

Input Capacitor C_{PMID}

The main input capacitor is connected between PMID pin to PGND. It can absorb input ripple current from the Buck stage, which is given by below equation.

$$I_{RMS} = I_{CHG} \times \frac{\sqrt{V_{BAT} \times (V_{IN} - V_{BAT})}}{V_{IN}}$$

The maximum value of this RMS ripple current in the application must be smaller than the rated RMS current in the chosen capacitor datasheet. Care should be taken to minimize the loop area formed by C_{PMID}, and PMID and PGND pins.

To minimize the potential noise problem, IN should be decoupled to PGND with typical 1μF capacitance, X7R or a better grade ceramic capacitor.

Output Capacitor C_{BAT}

The output capacitor in parallel with the battery is used for absorbing the high frequency switching ripple current and smoothing the output voltage. The RMS value of the output ripple current I_{RMS} is calculated as follow.

$$I_{RMS} = \frac{V_{IN} \times D \times (1-D)}{\sqrt{12} \times L \times f_{SW}}$$

Where the duty cycle D is the ratio of the output voltage (battery voltage) over the input voltage for CCM mode which is typical operation for the battery charger. During the battery charge period, battery voltage varies from its initial battery voltage to the rated voltage. The maximum value of this RMS ripple current in the application must be smaller than the rated RMS current in the chosen capacitor datasheet. A typical 20μF ceramic capacitor is recommended to absorb this current and also has small size.

Output Inductor L

There are several considerations in choosing the inductor.

- 1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 20%-40% of the maximum charge current I_{CC}. The inductance is calculated as:

$$L = \frac{V_{BAT_REG} (1 - V_{BAT_REG} / V_{IN})}{f_{SW} \times I_{CC} \times (20\% \sim 40\%)}$$

where f_{sw} is the switching frequency and V_{IN} is the input voltage in the application

SY6953 is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

- 2) The saturation current rating of the inductor must be selected to be greater than the maximum peak inductor current under all the range of battery voltage and full load conditions.

$$I_{SAT} \geq I_{CC} + \frac{V_{BAT_REG} (1 - V_{BAT_REG} / V_{IN})}{2 \times f_{SW} \times L}$$

The maximum peak inductor current happens when battery voltage is equivalent with half of input voltage.

- 3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR < 20mohm to achieve a good overall efficiency.

A 4.7uH inductor is usually recommended to cover most of the conventional applications.

Layout Design

The layout design of SY6953 is relatively simple. For the best efficiency and minimum noise problems, we should place the following components close to the IC: C_{IN}, C_{PMID}, L, C_{VDD} and C_{BST}.

- 1) It is desirable to maximize the PCB copper area connecting to PGND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.
- 2) C_{PMID} must be close to pins PMID and PGND. The loop area formed by C_{PMID} and PGND must be minimized.
- 3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.
- 4) The capacitor C_{TIM} and the trace connecting to the TIM pin must not be adjacent to the LX net on the PCB.

The SY6953 PCB layout is suggested as below.






Figure7. Proposed PCB Layout

Silergy Corp. Confidential- Prepared for DHD


QFN3×3-18 Package Outline Drawing




Top View



Bottom View



Front View



**Recommended PCB layout
(Reference only)**

Notes: 1, All dimension in millimeter and exclude mold flash & metal burr