

# SY7636A PMIC for Electronic Paper Display

# **General Description**

The SY7636A is a single-chip power management IC (PMIC) designed for electronic paper display (EPD) applications, and the device supports panel sizes up to 9.7 inches and greater. The device integrates two high efficiency DC/DC Boost converters that are boosted to 25V and -20V by two charge pumps to provide the gate driver supply for panels. Two tracking LDOs create  $\pm 15V$  source driver supplies that support up to 200mA of output current. SY7636A also provides an I<sup>2</sup>C interface control for specific panel requirements.

# **Ordering Information**



### **Key Features**

- 2.9V to 5.5V Input Voltage Range
- Boost Converter VP for the Power Input of Positive Rails
- Inverting Buck-Boost converter VN for the Power Input of Negative Rails
- Two Adjustable LDOs for Source Driver Supply
  - VPOS: 15 V, 200mA
  - VNEG: -15 V, 200mA
  - Accurate Output Voltage Tracking: VPOS+VNEG = ±50 mV
  - Two Charge Pumps for Gate Driver Supply
    - VDDH: 25 V, 10mA (Up to 29V)
      VEE: -20 V, 15mA (Down to -25V)
- Adjustable VCOM Driver for Accurate Panel-Backplane Biasing
  - $\circ$  0 V to -5V
  - $\circ \pm 1.5\%$  Accuracy ( $\pm 10$  mV)
  - 9-Bit Control (10-mV Nominal Step Size)
- Internal Active Discharge for VPOS, VNEG, VDDH, and VCOM
- Differential Temperature Sense Input and Digital Temperature Reporting
- I<sup>2</sup>C Compatible Interface
- Protection: UVLO, OTP, OCP, SCP, UVP
- RoHS Compliant and Halogen Free
- Compact package: QFN6×6-48

### Applications

- Power Supply for Active Matrix Panels
- EPD Power Supplies
- E-Book Readers



SY7636A

# **Typical Applications**



Figure 1. Typical Application Circuit & Function Block Diagram.

SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 2 All Rights Reserved.



## **Pinout** (top view)



**Top Mark: BWN***xyz* (device code: BWN, *x=year code*, *y=week code*, *z=lot number code*)

	Pin Name	Pin Number	Pin Description				
	VREF 1		Filter pin for 2V internal reference for temperature sense pull-high voltage.				
	VKEF	1	The filter capacitor on this pin is limited to 0.1uF.				
	NC	• 2	Not internally connected.				
	VNEG		Negative supply output pin for panel source drivers. Discharge VNEG to				
	VILLO		ground whenever the rail is disabled.				
	VNEG_IN	4	Input power supply to VNEG rail.				
	NC 🔨	5	Not internally connected.				
	NC	6	Not internally connected.				
	YEC	7	Filter pin for 3.3V internal supply.				
	AGND1	8	Analog ground for general analog circuitry.				
	NC	9	Not internally connected.				
	VIN	10	Input power supply to general circuitry.				
	<b>NC</b>	11	Not internally connected.				
5			VCOM enable pin when VCOMCTL[0]=1.				
	VCOM_EN	12	Pull this pin high to enable the VCOM amplifier. When pin is pulled low and				
			VN is enabled, VCOM discharge is enabled.				
	TP1	13	This pin is no application definition. This pin needs to set floating.				
	NC	14	Not internally connected.				
	VCOM	15	Filter pin for panel common-voltage driver. Discharge VCOM to ground				
	VCOM	15	whenever the rail is disabled.				
	NC	16	Not internally connected.				
	SCL	17	Serial interface $(I^2\overline{C})$ clock input.				
	SDA	18	Serial interface (I <sup>2</sup> C) data input/output.				

SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 3 All Rights Reserved.



ĺ	NC	10	Not internally connected
	NC	20	Not internally connected.
	NC	20	Not internally connected.
			Power-up pin with internal pull low resistor ( $200KS2$ ). Pull this pin high to
	EN	21	this pin being low can reset register being default value and clear reporting
			uns pin being low can reset register being default value and clear reporting
	NC	22	Not internally connected
	NC	22	Not internally connected.
	PGOOD	23	open-drain power good output pin. Pin is pulled low when one of more rails
	VN IN	24	Input power supply to inverting buck-boost converter (VN)
		25	Switch out of inverting buck-boost converter (VN)
	VII_LX	23	Every switch out of inverting buck-boost converter (VIV).
	VN	26	rail and VFF rail
	NC	27	Not internally connected
	VEE DRV	28	Driver output nin for negative charge nump (VEE)
	NC	20	Not internally connected
	VFF D	30	Base voltage output pin for negative charge pump (VFF)
	TEL_D	50	Feedback nin for negative charge numn (VFF). The lower divider resistor is
	VEE_FB	31	connected to VREE(2V). The filter capacitor on VREE is limited to 0 1uE
	PGND2	32	Power ground for VDDH and VEE charge pumps
	VDDH FB	33	Feedback nin for positive charge nump (VDDH)
	VDDH D	34	Base voltage output nin for positive charge nump (VDDH).
	VDDII_D	51	Discharge pin for VDDH. Connect to VDDH to discharge VDDH to ground
	VDDH DIS	35	whenever the rail is disabled. Leave floating if discharge function is not
	, 2211_215	00	desired
	VDDH DRV	36	Driver output pin for positive charge pump (VDDH).
	NĊ	37	Not internally connected.
	TP3	38 💰	Reserved pin for function extension.
	TP2	39	This pin is no application definition. This pin needs to set floating.
	VP LX	40	Switch out of boost converter (VP).
	PGND1	41	Power ground for boost converter (VP).
	LID.		Feedback pin for boost converter (VP) and supply for VPOS rail and VDDH
	VP	42	rail.
	NC	43	Not internally connected.
	VDOG		Positive supply output pin for panel source drivers. Discharge VPOS to
	VPOS	44	ground whenever the rail is disabled.
	NC	45	Not internally connected.
	NC	46	Not internally connected.
	TC	47	Thermistor input pin. Connect a 10-k $\Omega$ NTC thermistor and a 36k $\Omega$
		4/	linearization resistor between this pin and AGND2.
	AGND2	48	Reference point to external thermistor and linearization resistor.
2	Exposed Pad	N/A	Reference for negative voltage. This pin needs to set floating and must not be
S	• Exposed Fau	11/21	connected to ground.



## **Block Diagram**



### Recommended Operating Conditions (Note 3)

٠	VIN 2.9V ~ 5.5V
•	Junction Temperature Range $(-10^{\circ}C) \sim 125^{\circ}C$
•	Ambient Temperature Range (-10°C) ~ 85°C

SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 5 All Rights Reserved.



### **Electrical Characteristics**

(VIN = 3.8 V, VP=16V, VN=-16V, VPOS=15V, VNEG=-15V, VDDH=25V, VEE=-20V, Typical values are at  $T_A = 25$  °C,

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
General Supply						
Supply Voltage	VIN		2.9	3.8	5.5	V
VIN UVLO	VIN,RISING	VIN Rising		2.7		V
VIN UVLO	V <sub>IN,FALING</sub>	VIN Falling		2.5		v
Quiescent Current in Normal Mode	I <sub>IN</sub>	EN high, ON/OFF bit="ON"		1.5		mA
Quiescent Current in Standby Mode	Istd	EN high, ON/OFF bit="OFF"			100	uA
Quiescent Current in Shutdown Mode	I <sub>SD</sub>	EN low		3	5	uA
Regulated Voltage for Internal Circuit	V <sub>cc</sub>	Bypass cap. is 4.7uF		3.3		V
Regulated Voltage for ADC Reference	V <sub>REF</sub>	Bypass cap. 1s 100nF		2		V
Thermal Shutdown Trip Point	T <sub>SD</sub>			150		<u>v</u>
Inermal Shutdown Hysteresis	1 <sub>HYS</sub>			20		τ
VP (Positive Boost Regulator)					,	
Output Voltage Range	VP	Fixed voltage		16		V
Output Accuracy			-4.5		4.5	%
Output Current	I <sub>OUT</sub>			250		mA
MOSFET On Resistance	R <sub>DS(ON)</sub>	VIN = 3.8 V		350		mΩ
Switch Current Limit	I <sub>LIMIT</sub>	1	2.1	3	3.9	А
Switch Current Limit Accuracy			-30		30	%
Switching Leakage Current	I <sub>Lk</sub>			0.1		uA
Switching Frequency	F <sub>sw</sub>			1000		kHz
VN (Inverting Buck Boost Regula	tor)				1	
Output Voltage Range	VN	Fixed voltage		-16		V
Output Accuracy	< C		-4.5		4.5	%
Output Current	LOUT			250		mA
MOSFET On Resistance	R <sub>DS(ON)</sub>	VIN = 3.8 V		350		mΩ
Switch Current Limit	Інміт		2.1	3	3.9	А
Switch Current Limit Accuracy			-30	-	30	%
Switching Leakage Current	Inc			0.1		uA
Maximum Duty	Dmax			84		%
Switching Frequency	- max Fow			1000		kHz
VPOS (Positiva LDO)	1 SW			1000		KIIZ
				00	1	0/
Power Good Infeshold		Fraction of nominal output voltage		90		%
Power Good Time-out				50		ms
Output Voltage Range	VPOS	Fixed voltage	14.85	15	15.15	v
Output Accuracy		$VPOS=15 V, I_{LOAD}=20 mA$	-1		1	%
Dropout Voltage	V <sub>DROPOUT</sub>	$I_{LOAD} = 200 \text{ mA}$			250	mV
Load Regulation – DC	VLOADREG	$I_{\text{LOAD}} = 10\%$ to 90%			1	%
Load Current Range	kon	$2.9V \le VIN < 3.6V @ VPOS=15V$			150	mA
	LOAD	$VIN \ge 3.6V @ VPOS=15V$			200	mA
Output Current Limit	Ін іміт	$2.9V \leq VIN < 3.6V @ VPOS=15V$	150			mA
Supar Current Limit	-LIWIII	$VIN \ge 3.6V @ VPOS=15V$	200			mA
Discharge Impedance to Ground	R <sub>DIS</sub>	Enabled when rail is disabled		550		Ω
VNEG (Negative LDO)	•					
Power Good Threshold		Fraction of nominal output voltage		90		%
Power Good Time-out				50		ms

SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 6 All Rights Reserved.



Output Voltage Range	VNEG	Fixed voltage	-15.15	-15	-14.85	V
Output Accuracy		$VNEG = -15 V$ , $I_{LOAD} = 20 mA$	-1		1	%
Dropout Voltage	VDROPOUT	$I_{LOAD} = 200 \text{ mA}$			250	mV
Load Regulation – DC	VLOADREG	$I_{LOAD} = 10\%$ to 90%			1	%
-		$2.9V \leq VIN < 3.6V @ VNEG=-15V$			110	
Load Current Range	I <sub>LOAD</sub>	$VIN \ge 3.6V @ VNEG=-15V$			200	mA
		$2.9V \leq VIN < 3.6V @ VNEG=-15V$	110			
Output Current Limit	I <sub>LIMIT</sub>	$VIN \ge 3.6V @ VNEG=-15V$	200			mA
Discharge Impedance to Ground	R <sub>DIS</sub>	Enabled when rail is disabled		300		Ω
UVP Fault with Over Loading Capab	ility(Note 4)					
VDOS and VNEC autout lasting	т	VPOS=15V	250			
VPOS and VNEG output loading	LOAD	VNEG=-15V	250			mA
Positive LDO (VPOS) and Negati	ve LDO (VNE	G) Tracking	•	•		
Difference between VPOS and VNEG	V <sub>DIFF</sub>	VPOS=15V@20mA VNEG=-15V@20mA 0℃ to 60℃	-50		50	mV
VCOM Driver						
Drive Current	I <sub>VCOM</sub>			0	10	mA
Allowed Operating Range	VCOM		-5	-1.25	0	V
Accuracy		VCOM = -1.25 V, VIN = 3.4 V to 4.2 V, no load	-0.8		0.8	%
		VCOM= -1.25 V, VIN = 2.9 V to 5.5 V, no load	-1.5		1.5	%
Resolution		1 LSB		10		mV
Output Current Limit	ILIMIT			40		mA
Discharge Impedance to Ground	R <sub>DIS</sub>	VCOM_CTRL = low, Hi-Z = $0$		550		Ω
VDDH (Positive Charge Pump)						
Power Good Threshold		Fraction of nominal output voltage		90		%
Power Good Time-out				50		ms
Output Voltage Range	VDDH		18	25	29	V
Output Accuracy		$I_{LOAD} = 2 \text{ mA}$	-2		2	%
Feedback Voltage	V <sub>FB_VDDH</sub>			1		V
Load Current Range	I <sub>LOAD</sub>			1.5	10	mA
Switching Frequency	F <sub>sw</sub>			1000		kHz
Discharge Impedance to Ground	R <sub>DIS</sub>	Enabled when rail is disabled		1050		Ω
VEE (Negative Charge Pump)	•					
Power Good Threshold		Fraction of nominal output voltage		90		%
Power Good Time-out				50		ms
Output Voltage Range	VEE		-25	-20	-18	V
Output Accuracy		$I_{LOAD} = 2 \text{ mA}$	-2		2	%
Feedback Voltage	V <sub>FB_VEE</sub>		1	0.4		V
Load Current Range	ILOAD		1	1.5	15	mA
Switching Frequency	F <sub>SW</sub>		1	1000		kHz
Thermistor Monitor		1		I	1	
Temperature to Voltage Ratio	A <sub>TMS</sub>			-0.014		V/ °C
Offset	Offset	Temperature = $0  \mathbb{C}$		1.365		v
Maximum Input Level	V <sub>TMS MAX</sub>	r · · · · · ·		2		V
External Pullup Resistor	R <sub>NTC PU</sub>			7.5		kΩ
rr	-NIC_PU			1		

SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 7 All Rights Reserved.



KLINEAR			36		kΩ
ADC <sub>RES</sub>			14		mV
ADC <sub>SPL</sub>			40		us
ADC <sub>DEL</sub>			480		us
TMS <sub>ACC</sub>		-1		1	LSB
acteristics (SCI	, SDA, PGOOD, EN)				
V <sub>OL</sub>	I <sub>o</sub> = 3 mA, sink current (SDA, PGOOD)			0.4	v
V <sub>IL</sub>				0.4	V
V <sub>IH</sub>		1.2			V
t <sub>deglitch</sub>			100		us
Ren			200		kΩ
F <sub>SCL</sub>				400	kHz
	7-bit address		0 x 62h		
·	·				
Fosc			1000		kHz
	RLINEAR         ADCRES         ADCSPL         ADCDEL         TMSACC         acteristics (SCL         VIL         VIH         tdeglitch         REN         FSCL         Fosc	$RLINEAR$ $ADC_{RES}$ $ADC_{SPL}$ $ADC_{DEL}$ $TMS_{ACC}$ <b>neteristics (SCL, SDA, PGOOD, EN)</b> $V_{OL}$ $I_0 = 3 \text{ mA, sink current}$ $(SDA, PGOOD)$ $V_{IL}$ $V_{IH}$ $t_{deglitch}$ $R_{EN}$ $F_{SCL}$ $T$ -bit address	RINEAR       ADC         ADC       ADC         ADC       -1         ADC       -1         TMS       -1         acteristics (SCL, SDA, PGOOD, EN)       -1         Vol.       Io = 3 mA, sink current (SDA, PGOOD)       -1         VIL       1.2         VH       1.2         Ideglitch       -1         FSCL       7-bit address	RLINEAR       30         ADC_RES       14         ADC_SPL       40         ADC_DEL       480         TMS_ACC       -1         acteristics (SCL, SDA, PGOOD, EN)       -1         Vol.       Io = 3 mA, sink current (SDA, PGOOD)       -1         V <sub>IL</sub> 1.2         V <sub>IH</sub> 1.2         tdeglitch       100         REN       200         F <sub>SCL</sub> 0 x 62h	RLINEAR       3.0         ADC <sub>RES</sub> 14         ADC <sub>SPL</sub> 40         ADC <sub>DEL</sub> 480         TMS <sub>ACC</sub> -1         Interistics (SCL, SDA, PGOOD, EN)       -1         Vol.       Io = 3 mA, sink current (SDA, PGOOD)       0.4         V <sub>IL</sub> 0.4         V <sub>IH</sub> 1.2         Ideglitch       100         R <sub>EN</sub> 200         F <sub>SCL</sub> 0 x 62h

- **Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note 2:  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25 \,^{\circ}$  C on a high effective 4-layer thermal conductivity test board of JEDEC 51-7 thermal measurement standard. Paddle of QFN 6x6 packages is the case position for  $\theta_{JC}$  measurement.

Note 3: The device is not guaranteed to function outside its operating conditions.

Note 4: UVP fault behavior is measured at T<sub>A</sub>=25 °C on a four-layer Silergy evaluation board.



### **Power-up and Power-down Sequence**



Notes:

- 1. For each rail, VN, VP, VPOS, VNEG, VDDH & VEE, during soft start, there is 50ms protection mask time.
- 2.  $t_{DLYx}$  is programmable by 2 bits for each delay time. 0ms/1ms/2ms/4ms.
- 3. VCOM turn-on timing (>UVLO & EN high)
- a. For auto-mode set by I<sup>2</sup>C, VCOM timing follows the default sequence, and it is independent with external VCOM\_EN pin.
- b. For manual mode set by I<sup>2</sup>C, after the last rail power-on (VDDH), VCOM starts ramping as VCOM\_EN pullhigh. As VCOM\_EN pull-low & VN power ready, VCOM is shutdown. VCOM\_EN is only dependent with VCOM rail.
- 4. Discharge function only for VNEG, VPOS, VDDH & VCOM. VN, VP & VEE are no discharge function.



### **Timing Requirements: Data Transmission**

VIN = 3.8 V  $\pm 5\%$ , T<sub>A</sub> = 25 °C, C<sub>L</sub> = 100 pF

Parameter	Symbol	Test Conditions	MIN	NOM	MAX	UNIT		
Serial Clock Frequency	f <sub>(SCL)</sub>		100		400	kHz		
Hold time (repeated) START condition.	*	SCL = 100  kHz	4			us		
After this period, the first clock pulse is generated.	SCL = 400  kHz		600			ns		
Low Period of the SCL Clock	t	SCL = 100 kHz	4.7					
Low rende of the Self Clock	LOW	SCL = 400  kHz	1.3			us		
High Period of the SCL Clock	t	SCL = 100  kHz	4			us		
Fight Ferrou of the SCL Clock	THIGH	SCL = 400  kHz	600			ns		
Set up Time for a Deposted START Condition	*	SCL = 100  kHz	4.7			us		
Set-up Time for a Repeated START Condition	USU;DAT	SCL = 400  kHz			ns			
Data Hald Time	4	SCL = 100  kHz	0		3.45	us		
	UHD;DAT	SCL = 400  kHz	900	ns				
Data Sat un Tima	4	SCL = 100 kHz	250					
Data Set-up Time	LSU;DAT	SCL = 400  kHz	100			115		
Diss Time of Dath SDA and SCL Signals	4	SCL = 100  kHz			1000			
Rise Time of Both SDA and SCL Signals	ι,	SCL = 400 kHz			300	115		
Fall Time of Poth SDA and SCI Signals	1.	SCL = 100 kHz			300	ns		
Fair Time of Bour SDA and SCL Signals	uf .	SCL = 400  kHz			300			
Set up Time for STOP Condition	$\mathbf{N}$	SCL = 100 kHz	4			us		
Set-up Time for STOP Condition	SCL = 400 kHz		600			ns		
Dug Error Time Detween Sten and Start Condition		SCL = 100  kHz	4.7					
Bus Free Time Between Stop and Start Condition	LBUF	SCL = 400  kHz	1.3			us		
Pulse Width of Spikes that must be Suppressed By	t	SCL = 100 kHz	n/a		n/a	ne		
the Input Filter	LSP	SCL = 400  kHz	0		50	ns		
Capacitive Load for Each Bus Line	C.	SCL = 100  kHz			400	рF		
Capacitive Load for Each Bus End	Сb	SCL = 400  kHz			400	pr.		

### I<sup>2</sup>C Compatible Interface

SY7636A integrates an I<sup>2</sup>C compatible interface. To ensure compatibility with a wide range of system processors, the I<sup>2</sup>C interface supports clock speeds of up to 400kHz ("Fast-Mode") and uses standard I<sup>2</sup>C commands. SY7636A always operates as a slave device, and is addressed using a 7-bit slave address followed by an 8th bit, which indicates whether the transaction is a read-operation or a write-operation.

The Pointerface is fully functional after VIN is above UVLO threshold and EN pin is high.



SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 10 All Rights Reserved.



### I<sup>2</sup>C Device Address

When communicating with multiple devices using the I<sup>2</sup>C interface, each device must have its own unique address. That is, the host can distinguish between the devices. SY7636A has a device address.

<u>START and STOP Conditions</u> The START condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The STOP condition is a LOW to HIGH transition on the SDA line while SCL is HIGH. A STOP condition must be sent before each START condition. The I<sup>2</sup>C master always generates the START and STOP conditions.



Figure6. Start and stop conditions for I<sup>2</sup>C.

#### **Data Validity**

The data on the SDA line must be stable during the HIGH period of the SCL, unless generating a START or STOP condition. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW.



#### Acknowledge

Each address and data transmission uses 9-clock pulses. The ninth pulse is the acknowledge bit (ACK). After the

START condition, the master sends 7-slave address bits and an R/W bit during the next 8-clock pulses. During the ninth clock pulse, the device that recognizes its own address holds the data line low to acknowledge. The acknowledge bit is also used by both the master and the slave to acknowledge receipt of register addresses and data.



SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 11 All Rights Reserved.



# **Register Address Map**

REGISTER	ADDRESS (HEX)	NAME	DEFAULT VALUE	DESCRIPTION
0	0x00	Operation Mode Control	00h	Turning on/off power rails, VCOM control, and discharge on/off control
1	0x01	VCOM Adjustment Control 1	7Dh	Voltage settings for VCOM(bits 0~7)
2	0x02	VCOM Adjustment Control 2	14h	Voltage settings for VCOM (bit 8)
3	0x03	VLDO Voltage Adjustment Control	66h	LDO setting
4	0x04	NA	07h	No function definition
5	0x05	NA	26h	No function definition
6	0x06	Power On Delay Time	AAh	Power on delay time set for VEE, VNEG, VPOS & VDDH
7	0x07	Fault Flag	00h	Show error code and PG signal
8	0x08	Thermistor Readout	00h	Thermistor value read by ADC

### **Operation Mode Control (Address: 0x00h)**

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	ON_OFF	VCOMCTL	Reserved			DISCHG		
READ/WRITE	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RESET VALUE	0	0	0	0	0	0	0	0
		m	>					

	FIELD NAME	BIT DEFINITION
	ON_OFF [7]	Turning on/off power rails 1 -Turn on all of power rails (2 switching regulators, 2 charge pumps, and 2 LDOs), when EN pin being high. 0 -Turn off all of power rails (2 switching regulators, 2 charge pumps, and 2 LDOs), when EN pin being high.
	VCOMCTL [6]	VCOM on auto mode or manual mode via VCOM_EN pin 1 + VCOM on/off is controlled by external VCOM_EN pin 0 VCOM on/off will follow the default sequence
	Reserved [5]	Reserved for internal use ONLY. Read only for application.
S.	DISCHG [4:0]	Active discharge settings Bit 4: 0 – enable discharge function for VDDH ; 1 – disable discharge function for VDDH Bit 3: 0 – reserved bit, not support VEE internal discharge function Bit 2: 0 – enable discharge function for VPOS ; 1 – disable discharge function for VPOS Bit 1: 0 – enable discharge function for VNEG ; 1 – disable discharge function for VNEG Bit 0: 0 – enable discharge function for VCOM ; 1 – disable discharge function for VCOM Notes: These control bits is defined during VN rail operating. As VN rail shutdown, these control bits is independent with discharge function control.

### VCOM Adjustment Control 1 (Address: 0x01h)

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	VCOM [7:0]							
READ/WRITE	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RESET VALUE	0	1	1	1	1	1	0	1

SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 12 All Rights Reserved.



FIELD NAME	BIT DEFINITION
VCOM [7:0]	VCOM voltage, least significant byte. See 0x02h register for details. Default value is 0x7Dh (-1.25V)

### VCOM Adjustment Control 2 (Address: 0x02h)

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	VCOM[8]				Reserved			
READ/WRITE	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RESET VALUE	0	0	0	1	0	1	0	0

FIELD NAME	BIT DEFINITION
VCOM [8]	VCOM voltage adjustment with 9 bits VCOM = VCOM[8:0] x -10mV in the range from 0 V to -5 V $0x000h = 0\ 0000\ 0000 = 0\ mV$ $0x001h = 0\ 0000\ 0000 = -10\ mV$ $0x002h = 0\ 0000\ 0000 = -20\ mV$  $0x07Dh = 0\ 0111\ 1101 = -1250\ mV\ (default)$  $0x1F4h = 1\ 1111\ 0100 = -5000\ mV$  $0x1F5h = 1\ 1111\ 1110 = -5000\ mV$ $0x1FFh = 1\ 1111\ 1110 = -5000\ mV$
Reserved [6:0]	Reserved bits

### VLDO Voltage Adjustment Control (Address: 0x03h)

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME 🔨		VLDO				Reserved		
READ/WRITE	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RESET VALUE	0	1	1	0	0	1	1	0

_	$\sim$					
	FIELD NAME	BIT DEFINITION				
	LON I	VPOS & VNEG voltage adjustment				
	No.	0x0h = 000 = reserved, limited to R/W				
C		0x1h = 001 = reserved, limited to R/W				
	VI DO [7.5]	0x2h = 010 = +/-15.25V				
	VLDU [7:5]	0x3h = 011 = +/-15.00V (default)				
		0x4h = 100 = +/-14.75V				
		0x5h = 101 = +/-14.50V				
		0x6h = 110 = +/-14.25V				
		0x7h = 111 = reserved, limited to R/W				
	Reserved [4:0]	Reserved bits				

Silergy Corp. Confidential- Prepared for Customer Use Only 13 All Rights Reserved.



### Power On Delay Time (Address: 0x06h)

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	t <sub>DYL4</sub>		t <sub>DYL3</sub>		t <sub>DYL2</sub>		t <sub>DYL1</sub>	
READ/WRITE	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RESET VALUE	1	0	1	0	1	0	1	0

FIELD NAME	BIT DEFINITION
t <sub>dyl4</sub> [7:6]	$t_{DYL4}$ delay time set; defines the delay time from VPOS to VDDH 00 = 0ms 01 = 1ms 10 = 2ms (default) 11 = 4ms
t <sub>DYL3</sub> [5:4]	$t_{DYL3}$ delay time set; defines the delay time from VNEG to VPOS 00 = 0ms 01 = 1ms 10 = 2ms (default) 11 = 4ms
t <sub>DYL2</sub> [3:2]	t <sub>DYL2</sub> delay time set; defines the delay time from VEE to VNEG 00 = 0ms 01 = 1ms 10 = 2ms (default) 11 = 4ms
t <sub>DYL1</sub> [1:0]	t <sub>DYL1</sub> delay time set; defines the delay time from VP to VEE 00 = 0ms 01 = 1ms 10 = 2ms (default) 11 = 4ms

### Fault Flag (Address: 0x07b)

	DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
	FIELD NAME		Reserved			Fa	ult		PG
	READ/WRITE	R	R	R	R	R	R	R	R
	RESET VALUE	0	0	0	0	0	0	0	0
Ċ	leroy onthe								



FIELD NAME	BIT DEFINITION
Reserved [7:5]	Reserved bits
Fault [4:1]	Fault flag to show the fault event, and related rail. When power off controlled by I2C, and then re-toggle EN pin can reset fault register value being 0x00h before next power on. 0x0h: no fault event (default) 0x1h: UVP at VP rail 0x2h: UVP at VN rail 0x3h: UVP at VPOS rail 0x3h: UVP at VNEG rail 0x4h: UVP at VNEG rail 0x5h: UVP at VDDH rail 0x6h: UVP at VEE rail 0x7h: SCP at VP rail 0x8h: SCP at VP rail 0x8h: SCP at VNEG rail 0xAh: SCP at VNEG rail 0xAh: SCP at VNEG rail 0xAh: SCP at VDEG rail 0xCh: SCP at VEE rail 0xCh: SCP at VEE rail 0xDh: SCP at VCOM rail 0xEh: Reserved 0xFh: Thermal shutdown
PG	Power good flag 1 – VDDH, VEE, VPOS & VNEG are in regulation 0 – VDDH, VEE, VPOS & VNEG are not in regulation or turned off (default)

### Thermistor Readout (Address: 0x08h)

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME		TMST_VALUE						
READ/WRITE	R	R	R	R	R	R	R	R
RESET VALUE	. 0	0	0	0	0	0	0	0

1		
	FIELD NAME	<b>BIT DEFINITION</b>
		Temperature read-out
	CO.	1111 0110 = -10 C $1111 0111 = -9 C$
	to.	 1111 1110 = -2 °C
	(C)	1111 1111 = -1 °C 0000 0000 = -0 °C
S	TMST VALUE [7.0]	$0000\ 0000\ =\ 0\ C$ $0000\ 0001\ =\ 1\ C$
	TMS1_VALUE [7:0]	$0000\ 0010 = 2^{\circ}$
		$0001\ 1001 = 25\ ^{\circ}{\rm C}$
		$0101\ 0101 = 85\ ^{\circ}$ C Note:
		<ol> <li>As reported code from 0x56h to 0x61h, the accuracy of thermal reporting is not guarantee, and clamping being 0x61h.</li> <li>As reported code from 0xF7h to 0xEFh, the accuracy of thermal reporting is not guarantee, and clamping being 0xEFh.</li> </ol>
		l

SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 15 All Rights Reserved.



### **Layout Consideration**

Layout is very important in high frequency switching converter design. The PCB can radiate excessive noise and contribute to converter instability with improper layout.

- 1. Power components should be placed on the same side of board, with power traces routed on the same layer. If it is necessary to route a power trace to another layer, choose a trace in low di/dt paths and use multiple vias for interconnection. When vias are used to connect PCB layers in the high current loop, multiple vias should be used to minimize via impedance. Certain points must be considered before starting a layout.
- 2. Exposed pad need to put more via to improve heat dissipation. And, optional to connect exposed pad to VN(-16V) through PIN 22 with wide trace to enhance heat dissipation.
- 3. Exposed pad is internally connected to VN rail and must NOT be connected to ground.
- 4. Place the bypass capacitor & output capacitors close to IC, such as VREF pin, VNEG pin, VNEG\_IN pin, VCC pin, VIN pin, VCOM pin, VN\_IN pin, VN pin, VEE\_D pin, VDDH\_D pin, VP pin, and VPOS pin.
- 5. For feedback signals at VP pin & VN pin, the sensing point which detects the output voltage must be connected after output capacitor and keep the trace far away from the switching node or inductor.
- 6. Feedback traces at VEE\_FB pin & VDDH\_FB pin must be routed away from any potential noise source to avoid coupling. Moreover, the voltage divider network is as close to IC as possible.
- 7. A conceptual of PCB layout guide is shown in Figure 9 for reference.



Figure 9. Conceptual PCB Layout Guide

SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 16 All Rights Reserved.



# **Typical Performance Characteristics**



SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 17 All Rights Reserved.













### **Applications Information**

The SY7636A provides two adjustable LDOs(VNEG & VPOS) that support up to 200mA of output current for source driver and two charge pumps (VEE & VDDH) to provide the gate driver supply. VEE rail can supply 15mA, and VDDH rail can supply 10mA. An adjustable VCOM voltage is generated by a linear amplifier for accurate back-plane biasing. The device supports a temperature measurement function with an external NTC network to monitor the display panel temperature in a range from -10 °C to 85 °C and accuracy of ±1 °C from 0 °C to 50 °C. SY7636A also provides an I<sup>2</sup>C interface control for specific parameter programmable.

### **Device Functional Modes**

As shown in Figure 10, SY7636A supports three operation modes, which are SLEEP, STANDBY, and ACTIVE. SLEEP mode is a lowest power mode for battery saving. In STANDBY mode, the device is ready to accept commands through the I<sup>2</sup>C interface. In ACTIVE, all rails are power up successfully.

### **SLEEP MODE**

As VIN achieving UVLO rising threshold and EN pin being low level, SY7636A enters SLEEP MODE to turn off all internal circuitry to save the power. In this operation mode, all of registers are reset to default values, and I<sup>2</sup>C communications is invalid.

### STANDBY MODE

As EN pin pull high to enter STANDBY MODE, SY7636A is ready to receive I<sup>2</sup>C command to power up VEE, VNEG, VPOS, VDDH and VCOM rail, sequentially. Before set bit[7] at 0x00h being 1, all of power rails are in power off state, and keep in STANDBY MODE.

#### **ACTIVE MODE**

For entering ACTIV MODE, EN pin/is pulled high at first. And then, after 2.5ms delay time, set bit[7] at 0x00h being 1, all of power rails will be turned on sequentially. After all of rails power up successfully without protection event occurring, the PGOOD pin is pulled high.



Figure 10. Operation Mode Diagram.

SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 19 All Rights Reserved.



### **Power-ON and Power-OFF Sequencing**

For power-on control, VEE, VNEG, VPOS and VDDH rails are turned on sequentially with programmable delay time by bits[7:0] at register 0x06h. For power-off control, all of power rails will be turned off simultaneously.

### **Power-On Sequencing**

To pull high EN pin and then set ON\_OFF bit[7] at 0x00h being 1 to enable all of power rails with specific powerup sequence, as shown in Figure 11. During power on period, negative buck-boost (VN) start-up at first, and then the positive boost (VP) ramps up as VN settling. After delay time  $t_{DELY1}$ , negative charge pump (VEE) is start-up. As VEE rail settling, negative LDO rail (VNEG) will ramp up after delay time  $t_{DELY2}$ . As VNEG rail settling, positive LDO rail (VPOS) will ramp up, after delay time  $t_{DELY3}$ . Finally, positive charge pump (VDDH) is power-up after delay time  $t_{DELY4}$ .



Figure 11. Power-on sequence Timing: VCOM set being auto mode.

### VCOM Control

- SY7636A provides VCOM auto mode or manual mode, controlled by bit[6] at 0x00h.
- Auto Mode: VCOM turn-on timing follows the default sequence, and it is independent with external VCOM\_EN pin, as shown in Figure 11.
- Manual Mode: VCOM power-on timing is after the last rail power-on (VDDH) done. To pull-high external VCOM\_EN pin to enable VCOM rail. The VCOM\_EN pin is only dependent with VCOM rail.

### POWER GOOD

The power good pin (PGOOD) is an open-drain output that needs to be pulled high by an external pullup resistor. The PGOOD pin is pulled high after VDDH soft-start finished 1.5ms when VEE, VNEG, VPOS and VDDH are successful power-on. The PGOOD pin behavior is independent with VCOM rail operation. If any of VEE, VNEG, VPOS and VDDH encounters a fault to cause the rail shutdown, the PGOOD pin is pulled low immediately.

#### Soft Start

SY7636A supports soft start for all rails to limit inrush current during power-up. If VN or VP is unable to reach specific voltage level within 50ms, the device is shutdown and enters latch-off state. The protection can be released by re-toggling the EN pin or ON/OFF bit[7] at 0x00h. VPOS, VNEG, VEE and VDDH rail also had a 50ms time-

SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 20 All Rights Reserved.



out constraint during power-on period. If either rail is unable to power up within 50ms after it has been enabled, the corresponding rail is shutdown and remains cycling hiccup until fault release.

#### **Power-Off Sequencing**

In general, SY7636A can set ON\_OFF bit being 0 to power off the device at first. And then, waiting for output voltage discharge completion, system can pull EN pin being low to reset all of register and save the power. As set ON\_OFF bit being 0, VEE, VNEG, VPOS, VDDH, and VCOM are shutdown simultaneously. At this timing, the PGOOD pin is pulled low at first. After 20ms delay, the positive boost (VP) is shutdown and then after 100ms delay, the negative boost (VN) is powered off.

#### Active Discharge

SY7636A provides internal discharge paths for VNEG, VPOS, VDDH and VCOM rails, for which the discharge function control bit by I<sup>2</sup>C register are independent. Active discharge function remains enabled before VIN lower than UVLO. After the negative boost converter (VN) power-off, the device enters STANDBY or SLEEP mode, depending on the state of the EN pin.

### **VPOS/VNEG Supply Tracking**

Positive LDO(VPOS) and negative LDO(VNEG) track each other in a way that they are of opposite sign but same magnitude. The different voltage value between VPOS and VNEG is guaranteed to be less than 50 mV.

### **Temperature Monitoring**

The SY7636A provides circuitry to bias and measure an external Negative Temperature Coefficient Resistor (NTC) to monitor the ambient temperature in a range from -10 °C to 85 °C with accuracy of  $\pm 1$  °C from 0 °C to 50 °C. As set ON/OFF bit[7] being 1 at 0x00h, temperature measurement is working continuously and the last temperature reading is always stored in the Thermistor Readout register(0x08h).

#### NTC Bias Circuit

Figure 12 shows the block diagram of the NTC bias and sensing network. The NTC is biased from VREF pin (2V) through a resistor  $7.5k\Omega$  bias resistor. A  $36k\Omega$  resistor is connected in parallel with the NTC to linearize the temperature response curve. For achieving an accurate thermal sense network, GND plane of NTC network should connect directly to PIN48(AGND2) by a trace to implement remote sense. The circuit is designed to work with a nominal  $10k\Omega$  NTC and achieves accuracy of  $\pm 1^{\circ}$ C from  $0^{\circ}$ C to  $50^{\circ}$ C.



Figure 12. Temperature Monitoring Network.

The temperature sensing voltage across the NTC is digitized by a 9-bit ADC and translated into an 8-bit thermistor readout register. The ADC output versus temperature is shown in Table 1.

Table 1. ADC Output Value vs Temperature						
TEMPERATURE	TMST_VALUE[7:0]					
-10 $%$	1111 0110					
_9 ℃	1111 0111					
-2 °C	1111 1110					

SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 21 All Rights Reserved.





−1 °C	1111 1111
0 °C	0000 0000
1 °C	0000 0001
2 °C	0000 0010
25 °C	0001 1001
85 °C	0101 0101

### **Under-Voltage Lockout (UVLO)**

SY7636A provides an UVLO detection function to monitor the VIN voltage. If the voltage at VIN pin exceeds VIN,RISING voltage(typ.=2.7V), SY7636A enters SLEEP MODE. Then, to pull-high EN pin at first and set bit[7] at 0x00h being 1 to power up all rails. If VIN pin voltage is lower than VIN,FALLING voltage(typ.=2.5V) when the device is operating, all rails are shutdown together. The UVLO hysteresis (typ.=0.2V) is designed to prevent shutdown caused by supply transients.

### **Under Voltage Protection(UVP)**

SY7636A supports output under-voltage protection mechanism. For VN and VP, if the output voltage of either rail is below 80% of set voltage, the VN, VP, VNEG, VPOS, VEE and VDDH are shutdown. After all rails shutdown, the device enters latch-off state. The latch-off state can be released by re-toggling the EN pin. For VNEG, VPOS, VEE and VDDH, if the output voltage of either rail is below 80% of set voltage, the VNEG, VPOS, VEE and VDDH are shutdown together. And then the fault rail remains cycling hiccup until fault release. As fault occurring, the PGOOD pin is pull-low.

### Short Current Protection (SCP)

SY7636A integrates output short-current protection mechanism to prevent the device damage when the output short to GND. For VN and VP, if the output voltage of either rail is falling below the SCP threshold 2V, the VN, VP, VNEG, VPOS, VEE and VDDH are shutdown together. And then the device enters latch-off state. The latch-off state can be released by re-toggling the EN pin. For VNEG, VPOS, VEE and VDDH, if the output voltage of either rail is falling below the SCP threshold 2V, the VNEG, VPOS, VEE and VDDH are shutdown together. And then the falling below the SCP threshold 2V, the VNEG, VPOS, VEE and VDDH are shutdown together. And then the fault remains cycling hiccup until fault release. As fault occurring, the PGOOD pin is pull-low.

### **Over Temperature Protection (OTP)**

When the junction temperature exceeds OTP threshold(150 °C), the SY7636A will shut down all the rails in latch off state and pull low PGOOD pin immediately to prevent overheating due to excessive power dissipation. The latch-off state can be released by re-toggling the EN pin. After re-toggling the EN pin and the junction temperature cools down by the OTP hysteresis(20 °C), the SY7636A can be back to SLEEP MODE or STANDBY MODE depend on EN pin.

SY7636A Rev.0.9B © 2020 Silergy Corp.







**Bottom View** 

SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 23 All Rights Reserved.







# **Taping & Reel Specification**

### 1. Taping Orientation

### QFN6×6-48



Package types	Tape width	Pocket	Reel size	Trailer *	Leader *	Qty per reel
	(mm)	pitch(mm)	(Inch)	length(mm)	length (mm)	(pcs)
QFN6×6	16	12	13"	400	400	2500

### 3. Others: NA

SY7636A Rev.0.9B © 2020 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 25 All Rights Reserved.