



Application Note: SY8301

High Efficiency, 1A 40V Input Synchronous Step Down Regulator


General Description

The SY8301 develops a high efficiency synchronous step-down DC/DC converter capable of delivering 1A load current. The SY8301 operates over a wide input voltage range from 4.5V to 40V and integrates main switch and synchronous switch with low $R_{DS(ON)}$ to minimize the conduction loss.

The SY8301 adopts peak current control scheme. The switching frequency is 2MHz. Low output voltage ripple and small external inductor and capacitor sizes are achieved with 2MHz switching frequency.

The device also features ultra low quiescent operating to achieve high efficiency under light load. And the internal soft-start limits inrush current during power on.

Ordering Information



Ordering Number	Package type	Note
SY8301ABC	SOT23-6	--

Features

- Low $R_{DS(ON)}$ for Internal Switches (Top/Bottom):380mΩ/180mΩ
- 4.5-40V Input Voltage Range
- 1A Output Current Capability
- 2MHz Fixed Switching Frequency
- $0.8V \pm 1.0\%$ Reference Voltage
- Low Quiescent Current
- Internal Soft-start Limits the Inrush Current
- Hic-cup Mode Output Short Circuit Protection
- Thermal Shutdown and Auto Recovery
- Compact Package: SOT23-6

Applications

- LCD-TV
- SetTop Box
- Notebook
- Storage
- High Power AP Router
- Networking

Typical Applications




Figure1. Schematic Diagram





Figure2. Efficiency

Pinout (top view)



Top Mark: **Ixyz** (Device code: Iu; x=*year code*, y=*week code*, z=*lot number code*)

Pin Name	Pin Number	Pin Description
BS	1	Boot-strap pin. Supply high side gate driver. Connect a 0.1μF ceramic capacitor between the BS and the LX pin .
GND	2	Ground pin.
FB	3	Output feedback pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: $V_{OUT}=0.8 \times (1+R1/R2)$
EN	4	Enable control pin. Pulling this pin high to turn on the IC. Do not leave this pin floating.
IN	5	Input pin. Decouple this pin to the GND pin with at least a 1μF ceramic capacitor.
LX	6	Inductor pin. Connect this pin to the switching node of the inductor.

Block Diagram




Figure3. Block Diagram



Absolute Maximum Ratings (Note 1)

Supply Input Voltage	-0.3 to 40V
LX, FB, EN Voltage	-0.3 to 40V
BS-LX Voltage	-0.3 to 4V
Power Dissipation, P_D @ $T_A = 25^\circ\text{C}$ SOT23-6	0.4W
Package Thermal Resistance (Note 2)	
θ_{JA}	100°C/W
θ_{JC}	30°C/W
Junction Temperature Range	-40°C to 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to 150°C
Dynamic LX Voltage in 10ns Duration	IN+3V to GND -5V

Recommended Operating Conditions (Note 3)

Supply Input Voltage	4.5V to 40V
Junction Temperature Range	-40°C to 125°C
Ambient Temperature Range	-40°C to 85°C

Electrical Characteristics

($V_{IN} = 12V$, $T_A = 25^\circ C$, $I_{OUT} = 1A$, unless otherwise specified)







Parameter	symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Range	V_{IN}		4.5		40	V
Input UVLO Threshold	V_{UVLO_R}		3.6	4	4.4	V
Input UVLO Hysteresis	V_{HYS}			0.6		V
Quiescent Current	I_Q	$I_{OUT}=0, V_{FB}=V_{REF}\times 105\%$	12	22	28	μA
Shutdown Current	I_{SHDN}	EN=0		1	2	μA
Feedback Reference Voltage	V_{REF}		0.792	0.8	0.808	V
FB Input Current	I_{FB}	$V_{FB}=3.3V$	-50		50	nA
Top FET RON	$R_{DS(ON),TOP}$			380		m Ω
Top FET Peak Current Limit	$I_{LIM,TOP}$		1.6		2.5	A
Bottom FET RON	$R_{DS(ON),BOT}$			180		m Ω
EN Rising Threshold	V_{ENH}		1.4			V
EN Falling Threshold	V_{ENL}				1	V
Soft-start Time	t_{SS}			1		ms
Switching Frequency	f_{SW}		1.6	2	2.4	MHz
Output UVP Threshold	V_{UVP}			50		% V_{REF}
Output UVP Wait Time	t_{WAIT}			60		μs
Min ON Time	t_{ON}			80		ns
Min OFF Time	t_{OFF}			100		ns
Thermal Shutdown Temperature	T_{SD}			150		$^\circ C$
Thermal Shutdown Hysteresis	T_{HYS}			15		$^\circ C$

Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Note 2: Package thermal resistance is measured in the natural convection at $T_A = 25^\circ C$ on a two-layer Silergy Evaluation Board.

Note 3: The device is not guaranteed to function outside its operating conditions.

Typical Performance Characteristics




Startup from Enable
($V_{IN}=12V$, $V_{OUT}=5V$, $I_{OUT}=0A$)




Time (800µs/div)

Shutdown from Enable
($V_{IN}=12V$, $V_{OUT}=5V$, $I_{OUT}=0A$)




Time (100ms/div)

Startup from Enable
($V_{IN}=12V$, $V_{OUT}=5V$, $I_{OUT}=1A$)




Time (800µs/div)

Shutdown from Enable
($V_{IN}=12V$, $V_{OUT}=5V$, $I_{OUT}=1A$)




Time (800µs/div)

Short Circuit Protection
($V_{IN}=12V$, $V_{OUT}=5V$, 0A to Short)




Time (4ms/div)


Short Circuit Protection
($V_{IN}=12V$, $V_{OUT}=5V$, 1A to Short)




Time (4ms/div)




Time (200μs/div)



Time (200μs/div)



Time (2μs/div)



Time (400ns/div)

Operation

The SY8301 develops a high efficiency synchronous step-down DC/DC converter capable of delivering 1A load current. The SY8301 operates over a wide input voltage range from 4V to 40V and integrates main switch and synchronous switch with low $R_{DS(ON)}$ to minimize the conduction loss.

The SY8301 adopts peak current control scheme. The switching frequency is 2MHz. Low output voltage ripple and small external inductor and capacitor sizes are achieved with 2MHz switching frequency.

The device also features ultra low quiescent operating to achieve high efficiency under light load. And the internal soft-start limits inrush current during power on.


Applications Information

Because of the high integration in the SY8301, the application circuit based on this regulator is rather simple. Only the input capacitor C_{IN} , the output capacitor C_{OUT} , the output inductor L and the feedback resistors (R_1 and R_2) need to be selected for the targeted applications specifications.

Feedback Resistor Dividers R_1 and R_2 :

Choose R_1 and R_2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R_1 and R_2 . A value of between $10k\Omega$ and $1M\Omega$ is highly recommended for both resistors. If V_{OUT} is 3.3V, $R_1=100k$ is chosen, then using following equation, R_2 can be calculated to be 32k:

$$R_2 = \frac{0.8V}{V_{OUT} - 0.8V} R_1$$



Input Capacitor C_{IN}

The ripple current through input capacitor is calculated as:

$$I_{CIN_RMS} = I_{OUT} \times \sqrt{D(1-D)}$$

To minimize the potential noise problem, a typical X5R or a better grade ceramic capacitor should be placed really close to the IN and GND pins. Care should be taken to minimize the loop area formed by C_{IN} , and IN/GND pins. In this case, a $4.7\mu F$ low ESR ceramic capacitor is recommended.

Output Capacitor C_{OUT}

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use an X5R or a better grade ceramic capacitor greater than $22\mu F$ capacitance.

Output Inductor L

There are several considerations in choosing this inductor.

- 1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{OUT}(1 - V_{OUT}/V_{IN,MAX})}{f_{SW} \times I_{OUT,MAX} \times 40\%}$$

Where f_{SW} is the switching frequency and $I_{OUT,MAX}$ is the maximum load current.

The SY8301 is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

- 2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.


$$I_{SAT, MIN} > I_{OUT, MAX} + \frac{V_{OUT}(1 - V_{OUT}/V_{IN,MAX})}{2 \times f_{SW} \times L}$$

- 3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with $DCR < 50m\Omega$ to achieve a good overall efficiency.

External Bootstrap Capacitor


This capacitor provides the gate driver voltage for internal high side MOSEFET. A $100nF$ low ESR

ceramic capacitor connected between the BS pin and the LX pin is recommended.



Load Transient Considerations

The SY8301 integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a ceramic cap in parallel with R₁ may further speed up the load transient response and it is recommended for applications with large load transient step requirements.



Short Circuit Protection:

The SY8301 integrates hic-cup mode short circuit protection function. If the device V_{OUT} drops below 50% of the set-point, the short-circuit protection mode will be initiated. The device will shut down for approximately 5ms, and then restart with a complete soft-start cycle that is approximately 1ms. If the short circuit condition remains, another ‘hic-cup’ cycle of shutdown and restart will continue indefinitely.

Over Temperature Protection (OTP)

The SY8301 includes over temperature protection (OTP) circuitry to prevent overheating due to excessive

power dissipation. This will shut down switching operation when the junction temperature exceeds 150°C. Once the junction temperature cools down by approximately 15°C, the IC will resume normal operation with a complete soft-start cycle. For continuous operation, provide adequate cooling so that the junction temperature does not exceed the OTP threshold.

Layout Design

The layout design of the SY8301 is relatively simple. For the best efficiency and minimum noise problem, the following components should be placed close to the IC: C_{IN}, L₁, R₁ and R₂.

- 1) It is desirable to maximize the PCB copper area connecting to the GND pin to achieve the best thermal and noise performance. If the board space allows, a ground plane is highly desirable.
- 2) C_{IN} must be close to the pins IN and GND. The loop area formed by C_{IN} and GND must be minimized.
- 3) The PCB copper area associated with the LX pin must be minimized to avoid the potential noise problem.
- 4) The components R₁ and R₂ and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.
- 5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull-down 1MΩ resistor between the EN and the GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.






Figure4. PCB Layout Suggestion


SOT23-6 Package Outline & PCB Layout




Top View



Side View



Side View




Recommended Pad Layout

Notes: All dimension in millimeter and exclude mold flash & metal burr.


Taping & Reel Specification

1. Taping orientation

SOT23-6



2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
SOT23-6	8	4	7"	280	160	3000

3. Others: NA

Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
Nov.16, 2018	Revision 0.9	Initial Release
Jun.08, 2020	Revision 0.9A	Update in the EC table (page 4) <ol style="list-style-type: none">1. The max value of the Input UVLO Threshold changes from 4.2V to 4.4V;2. The typical value of the Quiescent Current changes from 18μA to 22μA, max value changes from 24μA to 28μA.

**IMPORTANT NOTICE**

- 1. Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

©2020 Silergy Corp.

All Rights Reserved.