SY8856

High Efficiency 3MHz, 4A Synchronous Step Down Regulator

General Description

The SY8856 is a high efficiency 3MHz synchronous step down DC/DC regulator capable of delivering up to 4A output current. It operates over a wide input voltage range from 2.7V to 5.5V. It integrates main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss. High integrated solution and DFN2×2-8 package perform the optimized BOM cost and reduce external component count. Low input and output voltage ripple, small external inductor and capacitor sizes, small PCB layout space are achieved.

Ordering Information

SY8856 □(□□)□

- Temperature Code
- Package Code
- Optional Spec Code

Ordering Number	Package type	Note
SY8856DFC	DFN2×2-8	--

Features

- Low $R_{DS(ON)}$ for Internal Switches (Top/Bottom): 35/15 mΩ
- 2.7-5.5V Input Voltage Range
- 3MHz Switching Frequency Minimizes the External Components
- Internal Soft-start Limits the Inrush Current
- Up to 92% Efficiency
- 4A Continuous Output Current Capability
- Shutdown Mode Draws<0.1μA Supply Current
- 100% Dropout Operation
- Power Good Indicator
- OCP/UVLO/OTP Protections
- RoHS Compliant and Halogen Free
- Compact Package: DFN2×2-8

Applications

- High definition Set Top Box
- LCD TV
- Notebook PC

Typical Applications



Figure 1. Schematic Diagram



Figure 2. Efficiency vs. Load Current

Pinout (top view)



(DFN2×2-8)

Top Mark: **Gc*xyz*** (device code: Gc, ***x=year code, y=week code, z= lot number code***)

Pin Name	Pin Number	Description
EN	1	Enable control. Pulled high to turn on. Do not leave it floating.
IN	2	Power input pin.
LX	3,6	Inductor pin. Connect this pin to the switching node of the inductor.
GND	4,5	Ground pin.
PG	7	Power good indicator, open drain. When the output voltage exceeds 90% of regulation point, it becomes high, low otherwise.
FB	8	Output feedback pin. Connect this pin to the center point of the output resistor divider(as shown in Figure1) to program the output voltage: $V_{OUT}=0.6\times(1+R_H/R_L)$

Block Diagram



Figure3. Block Diagram

Absolute Maximum Ratings (Note 1)

IN, LX ---------- 6V
All other pins---------- V_{IN} + 0.5V
Power Dissipation, P_D @ T_A = 25°C, DFN2×2 ---------- 2W
Package Thermal Resistance (Note 2)
θ_{JA} ---------- 62.5°C/W
θ_{JC} ---------- 10°C/W
Junction Temperature Range ---------- -40°C 150°C
Lead Temperature (Soldering, 10 sec.) ---------- 260°C
Storage Temperature Range ---------- -65°C to 150°C

Recommended Operating Conditions (Note 3)

Supply Input Voltage ---------- 2.7V to 5.5V
Output Voltage ---------- 0.6V to 5V
Junction Temperature Range ---------- -40°C to 125°C
Ambient Temperature Range ---------- -40°C to 85°C

Electrical Characteristics

(V_{IN} = 5V, V_{OUT} = 2.5V, L =0.25μH, C_{OUT} = 22μF ×2, T_A = 25°C, I_{OUT} = 1A unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Range	V_{IN}		2.7		5.5	V
Quiescent Current	I_Q	I_{OUT}=0, EN=1, FB=105%×V_{REF}		60		μA
Shutdown Current	I_{SHDN}	EN=0		0.1	1	μA
Feedback Reference Voltage	V_{REF}		0.591	0.6	0.609	V
NFET $R_{DS(ON)}$	$R_{DS(ON)N}$			15		mΩ
PFET $R_{DS(ON)}$	$R_{DS(ON)P}$			35		mΩ
Input Peak Current Limit	I_{LIM}		5			A
Internal Soft-start Time	t_{SS}			0.8		ms
PGOOD Under-voltage Threshold	$V_{FB,LV}$			0.54		V
Short Circuit Protection Threshold	V_{SCP}			0.25		V
Min ON Time				60		ns
Max Duty Cycle			100			%
EN Rising Threshold	V_{ENH}		1.2			V
EN Falling Threshold	V_{ENL}				0.4	V
Input UVLO Threshold	V_{UVLO}				2.7	V
UVLO Hysteresis	V_{HYS}			0.3		V
Oscillator Frequency	f_{OSC}			3		MHz
Thermal Shutdown Temperature	T_{SD}			150		°C
Thermal Shutdown Hysteresis	T_{HYS}			15		°C
LX Node Discharge Resistor	R_{DSH}			50		Ω

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at T_A = 25°C on 2OZ four-layer Silergy evaluation board of JEDEC 51-3 thermal measurement standard. Paddle of DFN2×2-8 package is the case position for θ_{JC} measurement.

Note 3: The device is not guaranteed to function outside its operating conditions.

Typical Performance Characteristics

Efficiency vs. Load Current



Efficiency vs. Load Current



Efficiency vs. Load Current



Load Transient

(V_{IN}=5V, V_{OUT}=1.8V, I_{OUT}=0.4~4A)



Time (100μs/div)

Startup from Enable

(V_{IN}=5V, V_{OUT}=1.8V, I_{OUT}=4A)



Time (800μs/div)

Shutdown from Enable

(V_{IN}=5V, V_{OUT}=1.8V, I_{OUT}=4A)



Time (800μs/div)

Short Circuit Protection

(V_{IN}=5V, V_{OUT}=1.8V, 0A to Short)



Time (4ms/div)

Short Circuit Protection

(V_{IN}=5V, V_{OUT}=1.8V, 4A to Short)



Time (4ms/div)

Output Ripple

(V_{IN}=5V, V_{OUT}=1.8V, I_{OUT}=4A)



Time (400ns/div)

Operation

The SY8856 is a high efficiency 3MHz synchronous step down DC/DC regulator capable of delivering up to 4A output current. It operates over a wide input voltage range from 2.7V to 5.5V. It integrates main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss. High integrated solution and DFN2×2-8 package perform the optimized BOM cost and reduce external component count. Low input and output voltage ripple, small external inductor and capacitor sizes, small PCB layout space are achieved.

Applications Information

Because of the high integration in the SY8856, the application circuit based on this regulator is rather simple. Only the input capacitor C_{IN}, the output capacitor C_{OUT}, the output inductor L and the feedback resistors (R_H and R_L) need to be selected for the targeted applications specifications.

Feedback Resistor Dividers R_H and R_L:

Choose R_H and R_L to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R_H and R_L. A value of between 10kΩ and 1MΩ is highly recommended for both resistors. If V_{OUT} is 1.8V, R_H=50kΩ is chosen, then R_L can be calculated to be 25kΩ:

$$R_L = \frac{0.6V}{V_{OUT} - 0.6V} R_H .$$



Input Capacitor C_{IN}:

This ripple current through the input capacitor is calculated as:

$$I_{CIN\_RMS} = I_{OUT} \times \sqrt{D(1-D)}$$

This formula has a maximum at V_{IN}=2V_{OUT} condition, where I_{CIN_RMS}=I_{OUT}/2. This simple worst-case condition is commonly used for DC/DC design.

With the maximum load current at 4A, a typical X5R or better grade ceramic capacitor with 6.3V rating and at least 22µF capacitance can handle this ripple current well. To minimize the potential noise problem, this ceramic capacitor should be placed really close to the IN and the GND pins. Care should be taken to minimize the loop area formed by C_{IN}, and the IN/GND pins.

Output Capacitor C_{OUT}:

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use an X5R or better grade ceramic capacitor with 6.3V rating and greater than two 22µF capacitors.

Output Inductor L:

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{OUT}(1 - V_{OUT}/V_{IN,MAX})}{f_{SW} \times I_{OUT,MAX} \times 40\%}$$

Where fsw is the switching frequency and $I_{OUT,MAX}$ is the maximum load current.

The SY8856 is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{SAT,\,MIN} > I_{OUT,\,MAX} + \frac{V_{OUT}(1\text{-}V_{OUT}/V_{IN,MAX})}{2 \times f_{SW} \times L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<15mΩ to achieve a good overall efficiency.

Enable Operation

Pulling the EN pin low (<0.4V) will shut down the device. During the shutdown mode, the SY8856 shutdown current drops to lower than 0.1µA. Driving the EN pin high (>1.2V) will turn on the IC again.

PG (Power Good):

The power good is an open-drain output. Connect an above 100kΩ pull-up resistor to IN to obtain an output voltage. The power good will output high immediately after the output voltage is within 90% of the normal output voltage.

Load Transient Considerations:

The SY8856 integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a 22pF~220pF ceramic capacitor in parallel with R_H may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.

Layout Design:

The layout design of the SY8856 is relatively simple. For the best efficiency and minimum noise problems, the following components should be placed close to the IC: C_{IN}, L, R_H and R_L.

(1) Multi-layer board is suggested for SY8856 4A output current application. It is desirable to maximize the PCB copper area connecting to the GND pin to achieve the best thermal and noise performance. Reasonable vias are suggested to be placed around the GND pins to enhance the soldering quality and thermal performance.

(2) C_{IN} must be close to the pins IN and GND. The loop area formed by C_{IN} and the GND must be minimized.

(3) The PCB copper area associated with the LX pin must be minimized to avoid the potential noise problem.

(4) The components R_H, R_L and the trace connecting to the FB pin must not be adjacent to the LX net on the PCB layout to avoid the noise problem.



Figre4. PCB Layout Suggestion

DFN2×2-8 Package Outline



Top View



Side View



Bottom View



Recommended PCB

Notes: **All dimension in millimeter**
All dimension do not include mold flash & metal burr

Taping & Reel Specification

1. DFN2×2



2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
DFN2×2	8	4	7"	400	160	3000

3. Others: NA

IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license**. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com