

1GHz Precision, LVDS ÷3, ÷5 Clock Divider with Fail Safe Input and Internal Termination

### **General Description**

The SY89229U is a precision, low jitter  $1GHz \div 3, \div 5$  clock divider with an LVDS output. A unique Fail-Safe Input (FSI) protection prevents metastable output conditions when the input clock voltage swing drops significantly below 100mV or input is removed.


**MICREL** 

The differential input includes Micrel's unique, 3-pin internal termination architecture that allows the input to interface to any differential signal (AC- or DC-coupled) as small as 100mV ( $200mV_{PP}$ ) without any level shifting or termination resistor networks in the signal path. The outputs are 325mV, 100K-compatible LVDS with fast rise/fall times guaranteed to be less than 220ps.

The SY89229U operates from a 2.5V  $\pm$ 5% supply and is guaranteed over the full industrial temperature range of -40°C to +85°C. The SY89229U is part of Micrel's high-speed, Precision Edge<sup>®</sup> product line.

All support documentation can be found on Micrel's web site at: <u>www.micrel.com</u>.

#### **Block Diagram**



### Precision Edge<sup>®</sup>

- Accepts a high-speed input and provides a precision ÷3 and ÷5 sub-rate, LVDS output
- Fail-Safe Input

Features

- Prevents oscillations when input is invalid
- Guaranteed AC performance over temperature and supply voltage:
  - DC-to >1.0GHz throughput
  - <1500ps Propagation Delay (In-to-Q)
  - <220ps Rise/Fall times</p>
- Ultra-low jitter design:
  - <1ps<sub>RMS</sub> random jitter
  - <1ps<sub>RMS</sub> cycle-to-cycle jitter
  - <10ps<sub>PP</sub> total jitter (clock)
  - <0.7ps<sub>RMS</sub> MUX crosstalk induced jitter
- Unique patented internal termination and VT pin accepts DC- and AC-coupled inputs (CML, PECL, LVDS)
- Wide input voltage range VCC to GND
- 325mV LVDS output
- 46% to 54% Duty Cycle(÷ 3)
- 47% to 53% Duty Cycle(÷ 5)
- 2.5V ±5% supply voltage
- -40°C to +85°C industrial temperature range
- Available in 16-pin (3mm x 3mm) MLF<sup>®</sup> package

#### Applications

Fail-safe clock protection

#### Markets

- LAN/WAN
- Enterprise servers
- ATE
- Test and measurement

Precision Edge is a registered trademark of Micrel, Inc. MLF and *MicroLead*Frame are registered trademarks of Amkor Technology.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

# Ordering Information<sup>(1)</sup>


Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY89229UMG	MLF-16	Industrial	229U with Pb-Free bar-line Indicator	NiPdAu Pb-Free
SY89229UMGTR <sup>(2)</sup>	MLF-16	Industrial	229U with Pb-Free bar-line Indicator	NiPdAu Pb-Free

Notes:

1. Contact factory for die availability. Dice are guaranteed at  $T_A = 25^{\circ}C$ , DC Electricals Only.

2. Tape and Reel.

### **Pin Configuration**



16-Pin MLF<sup>®</sup> (MLF-16)

# **Pin Description**

Pin Number	Pin Name	Pin Function
1, 4	IN, /IN	Differential Input: This input pair is the differential signal input to the device, which accepts AC- or DC-coupled signal as small as 100mV. The input internally terminates to a VT pin through $50\Omega$ and has level shifting resistors of $3.72 \text{ k}\Omega$ to VCC. This allows a wide input voltage range from VCC to GND. See Figure 3, Simplified Differential Input Stage for details. Note that this input will default to a valid (either HIGH or LOW) state if left open. See "Input Interface Applications" subsection.
2	VT	Input Termination Center-Tap: Each side of the differential input pair terminates to the VT pin. The VT pin provides a center-tap for the input (IN, /IN) to a termination network for maximum interface flexibility. See "Input Interface Applications" subsection for more details.
3	VREF-AC	Reference Voltage: This output biases to $V_{CC}$ -1.2V. It is used for AC-coupling inputs IN and /IN. Connect VREF-AC directly to the VT pin. Bypass with 0.01µF low ESR capacitor to VCC. Due to limited drive capability, the VREF-AC pin is only intended to drive its respective VT pin. Maximum sink/source current is ±0.5mA. See "Input Interface Applications" subsection.
5	EN	Single-ended Input: This TTL/CMOS-compatible input disables and enables the output. It is internally connected to a $25k\Omega$ pull-up resistor and will default to a logic HIGH state if left open. When disabled, Q goes LOW and /Q goes HIGH. EN being synchronous, outputs will be enabled/disabled after a rising and a falling edge of the input clock. V <sub>TH</sub> = V <sub>CC</sub> /2.
6	/MR	Single-ended Input: This TTL/CMOS-compatible input, when pulled LOW, asynchronously sets Q output LOW and /Q output HIGH. Note that this input is internally connected to a 25k $\Omega$ pull-up resistor and will default to logic HIGH state if left open. V <sub>TH</sub> = V <sub>CC</sub> /2.
7	NC	No Connect
8, 13	VCC	Positive Power Supply: Bypass with $0.1\mu F$ in parallel with $0.01\mu F$ low ESR capacitors as close to the V <sub>CC</sub> pins as possible.
12, 9	Differential Output: The output swing is typically 325mV. The output must	
10, 11, 14,15	GND, Exposed Pad	Ground: Ground and exposed pad must be connected to a ground plane that is the same potential as the ground pins.
16	DIV_SEL	Single-ended Input: This TTL/CMOS-compatible input selects divide-by-3 when pulled LOW and divide-by-5 when pulled HIGH. Note that this input is internally connected to a 25k $\Omega$ pull-up resistor and will default to logic HIGH state if left open. V <sub>TH</sub> = V <sub>CC</sub> /2.

### **Truth Table**

	Out	puts		
DIV_SEL	EN	/MR	Q	/Q
Х	Х	0	0	1
0	1	1	÷3	÷3
1	1	1	÷5	÷5
Х	0	1	0	1

# Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage (V <sub>CC</sub> )–0.5V to +4.0V Input Voltage (V <sub>IN</sub> )–0.5V to V <sub>CC</sub>
LVDS Output Current (I <sub>OUT</sub> )±10mA
Current (V <sub>T</sub> )
Source or sink current on V <sub>T</sub> pin±100mA
Input Current
Source or sink current on (IN, /IN) ±50mA
Current(V <sub>REF-AC</sub> )
Source/Sink Current on V <sub>REF-AC</sub> <sup>(4)</sup> ±0.5mA
Maximum Operating Junction Temperature125°C
Lead Temperature (soldering, 20 sec.)+260°C
Storage Temperature (T <sub>s</sub> )–65°C to 150°C

### **Operating Ratings**<sup>(2)</sup>

Supply Voltage (V <sub>CC</sub> )	+2.375V to +2.625V
Ambient Temperature (T <sub>A</sub> )	–40°C to +85°C
Package Thermal Resistance (3)	
$MLF^{\otimes}(\theta_{JA})$	
Still-Air	75°C/W
MLF <sup>®</sup> (ψ <sub>JB</sub> )	
Junction-to-Board	33°C/W

### DC Electrical Characteristics<sup>(5)</sup>

 $T_A = -40^{\circ}C$  to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>CC</sub>	Power Supply		2.375	2.5	2.625	V
I <sub>CC</sub>	Power Supply Current	No load, max $V_{CC}$		52	68	mA
R <sub>IN</sub>	Input Resistance (IN-to-V <sub>T</sub> )		45	50	55	Ω
$R_{\text{DIFF}_{IN}}$	Differential Input Resistance (IN-to-/IN)		90	100	110	Ω
V <sub>IH</sub>	Input High Voltage (IN, /IN)		1.2		V <sub>CC</sub>	V
VIL	Input Low Voltage (IN, /IN)		0		V <sub>IH</sub> –0.1	V
V <sub>IN</sub>	Input Voltage Swing (IN, /IN)	See Figure 2a. Note 6.	0.1		V <sub>CC</sub>	V
$V_{DIFF\_IN}$	Differential Input Voltage Swing  IN-/IN	See Figure 2b.	0.2			V
$V_{\text{IN}_{\text{FSI}}}$	Input Voltage Threshold that Triggers FSI			30	100	mV
$V_{REF-AC}$	Output Reference Voltage		V <sub>CC</sub> -1.3	V <sub>CC</sub> -1.2	V <sub>CC</sub> -1.1	V
$V_{T_{IN}}$	Voltage from Input to $V_T$				1.8	V

Notes:

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the devices most negative potential on the PCB.  $\theta_{JA}$  and  $\psi_{JB}$  values are determined for a 4-layer board in still air unless otherwise stated.

- 4. Due to limited drive capability use for input of the same package only.
- 5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

6.  $V_{IN}$  (max) is specified when  $V_T$  is floating.

# LVDS Outputs DC Electrical Characteristics<sup>(7)</sup>

 $V_{CC}$  = +2.5V ±5%, R<sub>L</sub> = 100 $\Omega$  across the outputs; T<sub>A</sub> = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>OUT</sub>	Output Voltage Swing (Q, /Q)	See Figure 2a	250	325		mV
V <sub>DIFF_OUT</sub>	Differential Output Voltage Swing $ Q - /Q $	See Figure 2b	500	650		mV
V <sub>OCM</sub>	Output Common Mode Voltage (Q, /Q)	See Figure 5a	1.125	1.20	1.275	V
$\Delta V_{OCM}$	Change in Common Mode Voltage (Q, /Q)	See Figure 5b	-50		+50	mV

# LVTTL/CMOS DC Electrical Characteristics<sup>(7)</sup>

 $V_{CC}$  = 2.5V ±5%;  $T_A$  = -40°C to + 85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
VIH	Input HIGH Voltage		2.0			V
VIL	Input LOW Voltage				0.8	V
IIH	Input HIGH Current		-125		30	μA
IIL	Input LOW Current		-300			μA

Note:

7. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

# AC Electrical Characteristics<sup>(8)</sup>

 $V_{CC}$  = 2.5V ±5%;  $R_L$  = 100 $\Omega$  across the outputs;  $T_A$  = -40°C to + 85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
f <sub>MAX</sub>	Maximum Input Operating Frequency	V <sub>OUT</sub> ≥ 200mV	1.0	1.5		GHz
tw	Minimum Pulse Width	IN, /IN	400			ps
t <sub>pd</sub>	Differential Propagation Delay In-to-Q	$100mV < V_{IN} \le 200mV$ , Note 9	900	1150	1500	ps
	In-to-Q	200mV < V <sub>IN</sub> ≤ 800mV, Note 9	800	1050	1400	ps
	/MR(H-L)-to-Q		350	530	800	ps
t <sub>RR</sub>	Reset Recovery Time	/MR(L-H)-to-IN	400			ps
t <sub>s</sub> EN	Set-up Time EN-to-IN	Note 10	300			ps
t <sub>H</sub> EN	Hold Time IN-to-EN	Note 10	800			ps
t <sub>skew</sub>	Part-to-Part Skew	Note 10			450	ps
t <sub>JITTER</sub>	Clock					
	Random Jitter	Note 11			1	<b>рs</b> <sub>RMS</sub>
	Cycle-to-Cycle Jitter	Note 12			1	ps <sub>RMS</sub>
	Total Jitter	Note 13			10	ps <sub>PP</sub>
t <sub>r,</sub> t <sub>f</sub>	Output Rise/Fall Time (20% to 80%)	At full output swing.	100		220	ps
	Output Duty Cycle(÷ 3)	Duty Cycle(input): 50%; f ≤1GHz; Note 14	46		54	%
	Output Duty Cycle(÷ 5)	Duty Cycle(input): 50%; f ≤1GHz; Note 14	47		53	%

Notes:

8. High-frequency AC-parameters are guaranteed by design and characterization.

Propagation delay is measured with input t<sub>r</sub>, t<sub>f</sub> ≤ 300ps (20% to 80%). The propagation delay is function of the rise and fall times at IN. See "Typical Operating Characteristics" for details.

10. Set-up and hold times apply to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous applications, set-up and hold do not apply.

11. Random Jitter is measured with a K28.7 character pattern, measured at  ${<}f_{\text{MAX}}$ 

12. Cycle-to-Cycle Jitter definition: the variation of periods between adjacent cycles, T<sub>n</sub> – T<sub>n-1</sub> where T is the time between rising edges of the output signal.

Total Jitter definition: with an ideal clock input of frequency <f<sub>MAX</sub>, no more than one output edge in 10<sup>12</sup> output edges will deviate by more than the specified peak-to-peak jitter value.

14. For Input Duty Cycle different from 50%, see "Output Duty Cycle Equation" in "Functional Description" subsection.

### Functional Description

#### Fail-Safe Input (FSI)

The input includes a special failsafe circuit to sense the amplitude of the input signal and to latch the outputs when there is no input signal present, or when the amplitude of the input signal drops sufficiently below  $100mV_{PK}$  ( $200mV_{PP}$ ), typically  $30mV_{PK}$ . Maximum frequency of the SY89229U is limited by the FSI function. Refer to Figure 1b.

#### Input Clock Failure Case

If the input clock fails to a floating, static, or extremely low signal swing, the FSI function will eliminate a metastable condition and guarantee a stable output signal. No ringing and no undetermined state will occur at the output under these conditions.

Note that the FSI function will not prevent duty cycle distortion in case of a slowly deteriorating (but still toggling) input signal as it nears the FSI threshold (typically 30mV). Due to the FSI function, the propagation delay will depend on rise and fall time of the input signal and on its amplitude. See "Typical Operating Characteristics" for detailed information.

#### **Output Duty Cycle Equation**

For a non 50% input, derate the spec by:

For divide by 3:

$$(0.5 - \frac{1 + \frac{X}{100}}{3})$$
 x100, in %

For divide by 5:

$$(0.5 - \frac{2 + \frac{X}{100}}{5}) \times 100$$
, in %

X= input Duty Cycle, in %

Example: if a 45% input duty cycle is applied or X=45, in divide by 3 mode, the spec would expand by 1.67% to 44.3%-55.7%

EN is a synchronous TTL/CMOS-compatible input that enables/disables the outputs based on the input to this pin. Internal  $25k\Omega$  pull-up resistor defaults the input to logic HIGH if left open. Input switching threshold is V<sub>CC</sub>/2.

The Enable function operates as follows:

 The enable/disable function is synchronous so that the clock outputs will be enabled or disabled following a rising and a falling edge of the input clock when switching from EN = LOW to EN = HIGH.

However, when switching from EN = HIGH to EN = LOW, the clock outputs will be disabled following an input clock rising edge and an output clock falling edge.


2. The enable/disable function always guarantees the full pulse width at the output before the clock outputs are disabled, non-depending on the divider ratio.


Refer to Figure 1c for examples.

#### **Divider Operation**

The divider operation uses both the rising and falling edge of the input clock. For divide by 3, the falling edge of the second input clock cycle will determine the falling edge of the output. For divide by 5, the falling edge of the third input clock cycle. Refer to Figure 1d.

### **Timing Diagrams**








Figure 1c. Enable Output Timing Diagram Examples (Divide by 3)





Figure 1d. Divider Operation Timing Diagram

### **Typical Operating Characteristics**


 $V_{CC}$  = 2.5V, GND = 0V,  $V_{IN}$  = 200mV,  $t_r/t_f \le$  300ps,  $R_L$  = 100 across the outputs;  $T_A$  = 25°C, unless otherwise stated.




#### SY89229U


### **Functional Characteristics**

 $V_{CC}$  =2.5V, GND = 0V,  $V_{IN}$  = 100mV, Q = Divide by 3,  $t_r/t_f \le 300$ ps,  $R_L$  = 100 $\Omega$  across the outputs;  $T_A$  = 25°C, unless otherwise stated.



1.5GHz Input Clock





### **Single-Ended and Differential Swings**








Figure 2a. Single-Ended Voltage Swing






# Input Stage





### **Input Interface Applications**











Figure 4b. LVPECL Interface (AC-Coupled)





Option: may connect V<sub>T</sub> to V<sub>CC</sub>

Figure 4c. CML Interface (DC-Coupled)









#### **LVDS Output Interface Applications**

LVDS specifies a small swing of 325mV typical, on a nominal 1.2V common mode above ground. The common mode voltage has tight limits to permit large variations in the ground between and LVDS driver and receiver. Also, change in common mode voltage, as a function of data input, is kept to a minimum, to keep EMI low.




Figure 5a. LVDS Differential Measurement





Figure 5b. LVDS Common Mode Measurement

### **Related Product and Support Documentation**

Part Number	Function	Datasheet Link
SY89228U	1GHz Precision, LVPECL ÷3, ÷5 Clock Divider with Fail Safe Input and Internal Termination	http://www.micrel.com/_PDF/HBW/sy89228u.pdf
SY89230U	3.2GHz Precision, LVPECL ÷3, ÷5 Clock Divider	http://www.micrel.com/_PDF/HBW/sy89230u.pdf
SY89231U	3.2GHz Precision, LVDS ÷3, ÷5 Clock Divider	http://www.micrel.com/ PDF/HBW/sy89231u.pdf
	MLF <sup>®</sup> Application Note	www.amkor.com/products/notes_papers/MLFAppNote.pdf

### **Package Information**



16-Pin MicroLeadFrame<sup>®</sup> (MLF-16)

#### Packages Notes:

- 1. Package meets Level 2 Moisture Sensitivity Classification.
- 2. All parts are dry-packed before shipment.
- 3. Exposed pad must be soldered to a ground for proper thermal management.

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2007 Micrel. Inc.