

# SYA89297U

## 2.5V/3.3V, 3.2 Gbps, Precision CML Dual-Channel Programmable Delay for Automotive

#### Features

- · Automotive AEC-Q100 Qualified
- Automotive Grade 3 Temperature Range: –40°C to +85°C
- Dual-Channel, Programmable Delay Line
- Serial Programming Interface (SDATA, SCLK, SLOAD)
- Guaranteed AC Performance over Temperature and Voltage:
- >3.2 Gbps/1.6 GHz f<sub>MAX</sub>
- · Programming Accuracy:
- Linearity: –15 ps to +15 ps INL
- Monotonic: -5 ps to +25 ps
- Resolution: 5 ps Programming Increments
- Low-Jitter Design: 1 ps<sub>RMS</sub> Typical Random Jitter
- Programmable Delay Range: 5 ns Delay Range
- Cascade Capability for Increased Delay
- Flexible Voltage Operation:
  - $V_{CC}$  = 2.5V ±5% or 3.3V ±10%
- Available in 24-Lead (4 mm x 4 mm) Wettable Flank VQFN Package

#### Applications

- Clock De-Skewing
- Timing Adjustments
- Aperture Centering
- System Calibration

#### Markets

Automotive


#### **General Description**

The SYA89297U is a DC-3.2 Gbps programmable, two-channel delay line for automotive applications. Each channel has a delay range from 2 ns to 7 ns (5 ns delta delay) in programmable increments as small as 5 ps. The delay step is extremely linear and monotonic over the entire programming range, with 15 ps INL over temperature and voltage.


The delay varies in discrete steps based on a serial control word provided by the 3-pin serial control (SDATA, SCLK, and SLOAD). The control word for each channel is 10-bits. Both channels are programmed through a common serial interface. For increased delay, multiple SYA89297U delay lines can be cascaded together.

The SYA89297U provides two independent 3.2 Gbps delay lines in an ultra-small 4 mm x 4 mm, 24-lead wettable flank VQFN package.

#### Package Type



## **Functional Block Diagram**



#### 1.0 **ELECTRICAL CHARACTERISTICS**

#### Absolute Maximum Ratings †

Supply Voltage (V <sub>CC</sub> )	–0.5V to +4.0V
Input Voltage (V <sub>IN</sub> )	
CML Output Voltage (V <sub>OUT</sub> )	
Current (Source or Sink Current on V <sub>T</sub> )	
Input Current (Source or Sink Current on IN, /IN)	
Current (V <sub>REF</sub> , Source or Sink Current on V <sub>REF-AC</sub> ) (Note 1)	

#### **Operating Ratings ‡**

Supply Voltage (V <sub>CC</sub> for $T_A = -40^{\circ}$ C to +85°C)	+2.375V to +2.625V
Supply Voltage (V <sub>CC</sub> for T <sub>A</sub> = -40°C to +75°C)	+3.0V to +3.6V

**† Notice:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

**‡ Notice:** The device is not guaranteed to function outside its operating ratings.

Note 1: Due to the limited drive capability, use for input of the same package only.

Parameter	Symbol	Min.	Typ	Max.	Units	Conditions
Falameter	Symbol	IVIIII.	Тур.	IVIAX.	Units	Collutions
		2.375	2.5	2.625		$T_A = -40^{\circ}C$ to $+85^{\circ}C$
Power Supply Voltage Range	V <sub>CC</sub>	3.0	3.3	3.6	V	$T_A = -40^{\circ}C$ to +75°C
Tower Suppry Voltage Range	vcc	3.0	3.3	3.6	v	$T_A = -40$ °C to +85°C, Airflow = 500 lfpm
Power Supply Current	I <sub>CC</sub>		195	250	mA	Maximum V <sub>CC</sub> , Both Channels Combined, Output Load Included
Input Resistance (IN-to-VT, /IN-to-VT)	R <sub>IN</sub>	45	50	55	Ω	-
Differential Input Resistance (IN-to-/IN)	$R_{DIFF_IN}$	90	100	110	Ω	—
Input HIGH Voltage (IN, /IN)	V <sub>IH</sub>	1.2	_	V <sub>CC</sub>	V	—
Input LOW Voltage (IN, /IN)	V <sub>IL</sub>	0		V <sub>IH</sub> – 0.1	V	—
Input Voltage Swing (IN, /IN)	V <sub>IN</sub>	0.1	_	1.0	V	See Figure 5-1
Differential Input Voltage Swing ( IN - /IN )	$V_{\text{DIFF}_{IN}}$	0.2		_	V	See Figure 5-2
Output Reference Voltage	V <sub>REF-AC</sub>	V <sub>CC</sub> – 1.3	V <sub>CC</sub> – 1.2	V <sub>CC</sub> – 1.1	V	_
Voltage from Input to V <sub>T</sub>	V <sub>T_IN</sub>	_		1.28	V	_

#### **TABLE 1-1: DC ELECTRICAL CHARACTERISTICS**

. . . . . **.** . 10001 0500 01 . . . . . . . . . . .

Note 1: The circuit is designed to meet the DC specifications show in the table above after thermal equilibrium has been established.

#### TABLE 1-2:CML OUTPUTS DC ELECTRICAL CHARACTERISTICS

**Electrical Characteristics:**  $V_{CC}$  = +2.5V +5% or +3.3V ±10%,  $R_L$  = 100 $\Omega$  across the outputs;  $T_A$  = -40°C to +85°C, unless otherwise stated. Note 1

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Output HIGH Voltage	V <sub>OH</sub>	V <sub>CC</sub> – 0.02	V <sub>CC</sub> – 0.01	V <sub>CC</sub>	V	$R_L = 50\Omega$ to $V_{CC}$
Output Voltage Swing	V <sub>OUT</sub>	325	400	_	mV	See Figure 5-1
Differential Output Voltage Swing	V <sub>DIFF_OUT</sub>	650	800	_	mV	See Figure 5-2
Output Source Impedance	R <sub>OUT</sub>	45	50	55	Ω	—

**Note 1:** The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

#### TABLE 1-3: LVTTL/CMOS DC ELECTRICAL CHARACTERISTICS

Electrical Characteristics:  $V_{CC}$  = 2.5V ±5% or 3.3V ±10%;  $T_A$  = -40°C to +85°C; unless otherwise stated. Note 1

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Input High Voltage	V <sub>IH</sub>	2.0	_	_	V	—
Input Low Voltage	V <sub>IL</sub>	_	_	0.8	V	—
Input High Current	I <sub>IH</sub>	_	—	150	μA	V <sub>IH</sub> = V <sub>CC</sub>
Input Low Current	Ι <sub>IL</sub>	_	_	50	μA	V <sub>IL</sub> = 0.8V
Output LOW Voltage	V	_	_	0.55	V	SOUT Pin; I <sub>OL</sub> = 1 mA
Output High Leakage Current	V <sub>OL</sub>	_	_	100	μA	SOUT = V <sub>CC</sub>

**Note 1:** The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

#### TABLE 1-4: AC ELECTRICAL CHARACTERISTICS

**Electrical Characteristics:**  $T_A = -40^{\circ}$ C to +85°C, Channels A and B, unless otherwise stated. Note 1

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Maximum Operating	f	1.6	_		GHz	Clock: V <sub>OUT</sub> Swing >200 mV <sub>pk</sub>
Frequency	f <sub>MAX</sub>	3.2	_	_	Gbps	NRZ Data
		1000	_	2000		IN to Q; D[0-9] = 0
		5500	_	7500		IN to Q; D[0-9] = 1023
Propagation Delay	t <sub>pd</sub>	1000	—	2500	ps	/EN to Q: D[0-9] = 0; $V_{TH} = V_{CC}/2$
		2000	_	4500		SDATA to SOUT (D0-D9 = Low), No load
Programmable Range	t <sub>RANGE</sub>	4150	5115	_	ps	$t_{pd(MAX)} - t_{pd(MIN)}$
		_	5	_		D0 High
		_	10	_		D1 High
		_	20	_		D2 High
		_	40	_	ps	D3 High
		_	80	_		D4 High
Otan Dalay	A.+	_	160	_		D5 High
Step Delay	Δt	_	320	_		D6 High
		_	640	_		D7 High
		_	1280	_		D8 High
		_	2560	_		D9 High
		_	5115	_		D0-D9 High
		-5	—	25		Monotonic
Integral Non-Linearity	INL	-15	_	15	ps	Note 2
		400	_	_		SDATA to SCLK
Set-Up Time	t <sub>S</sub>	400	—	—	ps	SCLK to SLOAD, Note 3
		300	_	_		/EN to IN, Note 4
		300				SLOAD to SCLK, Note 5
Hold Time	t <sub>H</sub>	-100	_	_	ps	IN to /EN, Note 6
		200	_			SCLK to SDATA

#### TABLE 1-4: AC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics:  $T_A = -40^{\circ}$ C to +85°C, Channels A and B, unless otherwise stated. Note 1

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Pulse Width	t <sub>PW</sub>	1000	—	—	ps	SLOAD
Release Time	t <sub>R</sub>	800	—	—	ps	/EN to IN, Note 7
Cycle-to-Cycle Jitter		_	—	2	ps <sub>RMS</sub>	Note 8
Total Jitter	t <sub>JITTER</sub>	—	—	20	ps <sub>PP</sub>	Note 9
Random Jitter		_	—	2	ps <sub>RMS</sub>	Note 10
Output Rise/Fall Time	t <sub>r</sub> /t <sub>f</sub>	30	55	80	ps	20% to 80% (Q)
Duty Cycle	_	45		55	%	Input frequency = 1.6 GHz

Note 1: High frequency AC electricals are guaranteed by design and characterization.

2: INL (Integral Non-Linearity) is defined from its corresponding point on the ideal delay versus D[9:0] curve as the deviation from its ideal delay. The maximum difference is the INL. Theoretical Ideal Linearity (TIL) = (measured maximum delay – measured minimum delay) ÷ 1023. INL = measured delay – (measured minimum delay + (step number x TIL)).

**3:** SCLK has to transition L-H a setup time before the SLOAD H-L transition to ensure the valid data is properly latched. See Figure 4-2.

4: This setup time is the minimum time that /EN must be asserted prior to the next transition of IN / /IN to prevent an output response greater than ±75 mV to that IN or /IN transition. See Figure 4-3.

**5:** SCLK has to transition L-H a hold time after the SLOAD H-L transition to ensure that the valid data is properly latched before starting to load new data. See Figure 4-2.

**6:** This hold time is the minimum time that /EN must remain asserted after a negative going transition of IN to prevent an output response greater than ±75 mV to the IN transition. See Figure 4-3.

7: This release time is the minimum time that /EN must be de-asserted prior to the next IN / /IN transition to affect the propagation delay of IN to Q less than 1 ps. See Figure 4-3.

8: Cycle-to-cycle jitter definition: The variation of periods between adjacent cycles over a random sample of adjacent cycle pairs  $T_{iitter cc} = T_n - T_n + 1$ , where T is the time between rising edges of the output signal.

**9:** Total jitter definition: With an ideal clock input, no more than one output edge in 10<sup>12</sup> output edges will deviate by more than the specified peak-to-peak jitter value.

**10:** Random jitter definition: Jitter that is characterized by a Gaussian distribution, unbounded and is quantified by its standard deviation and mean. Random jitter is measured with a K28.7 comma detect pattern, measured at 1.5 Gbps.

#### **TEMPERATURE SPECIFICATIONS (Note 1)**

Deremetere	C) (ma	Min.	Turn	Max.	Units	Conditions
Parameters	Sym.	wiin.	Тур.	wax.	Units	Conditions
Temperature Ranges						
Junction Operating Temperature	ТJ	_		+125	°C	—
Storage Temperature Range	Τ <sub>S</sub>	-65		+150	°C	—
Lead Temperature	_	—	—	+260	°C	Soldering, 20s
Ambient Temperature Range	Τ <sub>Α</sub>	-40	—	+85	°C	—
Package Thermal Resistances, Note 2						
Thermal Desistance MOEN 24	$\theta_{JA}$	_	43	_	°C/W	Still-Air
Thermal Resistance VQFN-24	$\Psi_{JB}$		30.5	—	°C/W	Junction-to-Board

**Note 1:** The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T<sub>A</sub>, T<sub>J</sub>, θ<sub>JA</sub>). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +125°C rating. Sustained junction temperatures above +125°C can impact the device reliability.

2: Thermal performance on VQFN packages assumes exposed pad is soldered (or equivalent) to the device most negative potential (GND).

## 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

 $V_{CC}$  = +2.5V, GND = 0V,  $V_{IN}$  = 100 mV,  $R_L$  = 100 $\Omega$  across the outputs,  $T_A$  = +25°C for Figure 2-1.

 $V_{CC}$  = 2.5V or 3.3V, GND = 0V,  $V_{IN}$  = 100 mV,  $R_L$  = 100 $\Omega$  across the outputs,  $T_A$  = +25°C, Maximum Delay (D0-D9 = High) for Figure 2-2 through Figure 2-5.




FIGURE 2-1: Output Swing vs. Frequency.






FIGURE 2-2:

155 Mbps Clock.








FIGURE 2-4: 1.6 Gbps Clock.

#### 2.1 Phase Noise Chart

 $V_{CC}$  = +2.5V, GND = 0V,  $V_{IN}$  = 100 mV,  $R_L$  = 100 $\Omega$  across the outputs,  $T_A$  = +25°C.




FIGURE 2-6: f<sub>C</sub>: 1 GHz. Delay Setting: 00001 00110 (2 ns).

#### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

<b>TABLE 3-1</b> :	PIN FUNCTION TABLE
--------------------	--------------------

Pin Number	Pin Name	Description
1, 2	INA, /INA	Channel A Differential Input: INA and /INA pins receive the Channel A data. QA and /QA are the delayed product of INA and /INA. Each input is internally terminated to VTA through a $50\Omega$ resistor ( $100\Omega$ across INA and /INA).
3	VTA	Input A Termination Center-Tap: Each side of the differential input pair terminates to this pin. This pin provides a center-tap to a termination network for maximum interface flexibility. See the Input Interface Applications section.
4	VTB	Input B Termination Center-Tap: Each side of the differential input pair terminates to this pin. This pin provides a center-tap to a termination network for maximum interface flexibility. See the Input Interface Applications section.
5, 6	INB, /INB	Channel B Differential Input: INB and /INB pins receive the Channel B data. QB and /QB are the delayed product of INB and /INB. Each input is internally terminated to VTB through a $50\Omega$ resistor ( $100\Omega$ across INB and /INB).
7	VREF-AC	Reference Voltage Output: For AC-coupled input signals, this pin can bias the inputs IN and /IN. Connect VREF-AC directly to the VT input pin for each channel. De-couple to $V_{CC}$ using a 0.01 $\mu$ F capacitor. Maximum sink/source current is ±0.5 mA. For DC-coupled input applications, leave VREF-AC pin floating.
8, 11, 20	GND, Exposed Pad	Negative Supply: Exposed pad must be connected to a ground plane that is the same potential as the ground pins.
9	/ENA	CMOS/TTL-Compatible Enable Input: When the /ENA pin is pulled HIGH, QA is held LOW and /QA goes HIGH after the programmed delay propagates through the part. /ENA contains a 67 k $\Omega$ pull-down resistor and defaults LOW when left floating. Logic threshold level is V <sub>CC</sub> /2
10	/ENB	CMOS/TTL-Compatible Enable Input: When the /ENB pin is pulled HIGH, QB is held LOW and /QB goes HIGH after the programmed delay propagates through the part. /ENB contains a 67 k $\Omega$ pull-down resistor and defaults LOW when left floating. Logic threshold level is V <sub>CC</sub> /2
12, 15, 16, 19	VCC	Power Supply: Bypass each supply pin with 0.1 $\mu$ F//0.01 $\mu$ F low-ESR capacitors. See Table 1-1 for more details. 2.5V ±5% or 3.3V ±10%.
13, 14	/QB, QB	CML Differential Output: QB and /QB are the delayed product of INB, /INB. CML outputs are terminated at the destination with 100 $\Omega$ across the pair. See the CML Output Termination section.
17, 18	/QA, QA	CML Differential Output: QA and /QA are the delayed product of INA, /INA. CML outputs are terminated at the destination with $100\Omega$ across the pair. See the CML Output Termination section.
21	SOUT	CMOS/TTL-compatible output: This pin is used to support cascading multiple SYA89297U delay lines. Serial data is clocked into the SDATA input and is clocked out of SOUT into the next SYA89297U delay line. SOUT pin includes an internal 550 $\Omega$ pull-up resistor.
22, 23	SDATA, SCLK	CMOS/TTL-compatible 3-pin serial programming control inputs: The 3-pin serial control sets each channel's IN to Q delay. DA(0:9) control channel A delay. DB(0:9) control channel B. To program the two channels, insert a 20-bit word (DA0:DA9 and DB0:DB9) into SDATA and clock in the control bits with SCLK. Maximum input frequency to SCLK is 40 MHz. Data is loaded into the serial registers on the L-H transition of SCLK. After all 20-bits are clocked in, SLOAD latches the new delay bits. These pins have internal pull-downs at the inputs. See Table 1-4 for delay values. Logic threshold level is $V_{CC}/2$ . SCLK and SDATA contain a 67 k $\Omega$ pull-down resistor and default LOW when left floating.

Pin Number	Pin Name	Description
24	SLOAD	CMOS/TTL-compatible 3-pin serial programming control input: SLOAD controls the latches that transfer scanned data to the delay line. These latches are transparent when SLOAD is high. Data transfers from the latch to the delay line on a L-H transition of SLOAD. SLOAD has to transition H-L before new data is loaded in the scan chain. When SLOAD is high, the latches are transparent and SCLK cannot switch. Otherwise, new data will immediately transfer to the scan chain. Logic threshold level is V <sub>CC</sub> /2. SLOAD contains a 67 k $\Omega$ pull-down resistor and defaults LOW when left floating.

TABLE 3-1: PIN FUNCTION TABLE (CONTINUED)

#### 3.1 Truth Tables

#### TABLE 3-2: INPUTS/OUTPUTS

Inp	uts	Out	puts
INA, INB	/INA, /INB	QA, QB	/QA, /QB
0	1	0	1
1	0	1	0

#### TABLE 3-3: INPUT ENABLE (LATCHES OUTPUTS)

/ENA, /ENB	Q, /Q (A, B)				
1	Q = Low, /Q = HIGH				
0	IN, /IN Delayed (normal operation)				

#### 4.0 TIMING DIAGRAMS




FIGURE 4-1: Setup and Hold Time: SDATA and SCLK.




FIGURE 4-2: Setup and Hold Time: SCLK and SLOAD.




FIGURE 4-3:

Setup, Hold, and Release Time: IN and /EN.






FIGURE 4-4: SLOAD Pulse Width (t<sub>PW</sub>).


#### 5.0 VOLTAGE SWINGS




#### 6.0 INPUT AND OUTPUT STAGES









#### 7.0 **INPUT INTERFACE APPLICATIONS**




FIGURE 7-1: CML Interface (DC-Coupled).





FIGURE 7-2: CML Interface (AC-Coupled).



(AC-Coupled).






FIGURE 7-4: LVPECL Interface (DC-Coupled).




(DC-Coupled).

## SYA89297U


#### 8.0 CML OUTPUT TERMINATION



**FIGURE 8-1:** CML AC-Coupled Termination –  $100\Omega$  Differential.



**FIGURE 8-3:** CML AC-Coupled Termination –  $50\Omega$  to V<sub>BIAS</sub>.



**FIGURE 8-2:** CML AC-Coupled Termination –  $50\Omega$  to V<sub>CC</sub>.

#### 9.0 MULTIDEVICE CASCADING

Two or more SYA89297U devices can be cascaded to extend the delay. Each additional device will add its intrinsic delay (propagation delay with all control bits low) and the programmed delay through the control lines. Below is a diagram showing how to cascade three devices, but more devices can be added following the same structure build. The cross switch (SY58040U shown here) offers the option to get the same signal with different delays available at the same time at the switch outputs.




FIGURE 9-1:

Cascading Three SYA89297U Devices.


## **10.0 PACKAGING INFORMATION**


#### 10.1 Package Marking Information

24-Lead WFS VQFN\* Example Example Example A297 A297 18644 USA

Legend	Y YY WW NNN COO (©3) *	Product code or customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Country of Origin Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.			
	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo. Underbar (_) and/or Overbar (~) symbol may not be to scale.				

#### 24-Lead 4 mm x 4 mm WFS VQFN Package Outline and Recommended Land Pattern






2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21483 Rev A Sheet 2 of 2



NOTES:

#### APPENDIX A: REVISION HISTORY

#### **Revision A (October 2021)**

• Initial release of SYA89297U as Microchip data sheet DS20006595A.

NOTES:

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART No.	X	X	_	- <u>XX</u>	<u>vxx</u>		Example	s:		
	/oltage Option SYA89	Packa 297:	age Temp. Range 2.5V/3.3V, 3.2 Gbp: Channel Programm				a) SYA89297UWGVAO:		2.5V/3.3V, 3.2Gbps Preci- sion CML Dual-Channel Pro- grammable Delay for Automotive, 24-Lead 4 mm x 4 mm WFS VQFN, Automo- tive Grade 3 –40°C to +85°C Temp. Range, 75/Tube, Stan- dard Automotive	
Voltage Option:	U	= 2	2.5V/3.3V				b) SYA89297UWG-TRVAO:		2.5V/3.3V, 3.2Gbps Preci- sion CML Dual-Channel Pro- grammable Delay for	
Package:	W	= 2	24-Lead 4 mm x 4 mr	m WFS VQFI	N				Automotive, 24-Lead 4 mm x 4 mm WFS VQFN, Automo- tive Grade 3 –40°C to +85°C	
Temperature Range:	G		Automotive Grade 3 - NiPdAu)	–40°C to +85	°C (Pb-Free				Temp. Range, 1,000/Reel, Standard Automotive	
Media Type:	<blank TR</blank 		75/Tube 1,000/Reel				Note 1:	Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Offere for sealance usilability with the interview.		
Automotive Suff	ix: VXX	Ν	Automotive suffix in v Microchip. Default va automotive part.				Sales Office for pack Tape and Reel optio		ckage availability with the ion.	

NOTES:

#### Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to
  continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-5224-9009-8

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100 **Austria - Wels** Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**EUROPE** 

**Denmark - Copenhagen** Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Germany - Rosenheim** Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820