# Symbios® SYM53C896 PCI to Dual Channel Ultra2 SCSI Multifunction Controller

www.DataSheetAll.com

# **Technical Manual**

January 2000

Version 3.0



Order Number S14015.A

This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.

LSI Logic products are not intended for use in life-support appliances, devices, or systems. Use of any LSI Logic product in such applications without written consent of the appropriate LSI Logic officer is prohibited.

Document DB14-000083-01, Second Edition (January 2000) This document describes Version 3.0 of LSI Logic Corporation's Symbios® SYM53C896 PCI to Dual Channel Ultra2 SCSI Multifunction Controller and will remain the official reference source for all revisions/releases of this product until rescinded by an update.

#### To receive product literature, visit us at http://www.lsilogic.com.

LSI Logic Corporation reserves the right to make changes to any products herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase or use of a product from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or third parties.

Ultra SCSI is the term used by the SCSI Trade Association (STA) to describe Fast-20 SCSI, as documented in the SCSI-3 Fast-20 Parallel Interface standard, X3.277-199X.

Ultra2 SCSI is the term used by the SCSI Trade Association (STA) to describe Fast-40 SCSI, as documented in the SCSI Parallel Interface–2 standard, (SPI–2) X3T10/1142D.

Copyright © 1997–2000 by LSI Logic Corporation. All rights reserved.

#### TRADEMARK ACKNOWLEDGMENT

The LSI Logic logo design, Symbios, TolerANT, SCRIPTS, and LVD Link are registered trademarks or trademarks of LSI Logic Corporation. All other brand and product names may be trademarks of their respective companies.

Chapter 1	Intro	duction		
•	1.1	Genera	al Description	1-1
		1.1.1	New Features in the SYM53C896	1-3
	1.2	Benefit	s of Ultra2 SCSI	1-4
	1.3	Benefit	s of LVD Link	1-4
	1.4	TolerAl	NT <sup>®</sup> Technology	1-5
	1.5	SYM53	C896 Benefits Summary	1-6
		1.5.1	SCSI Performance	1-6
		1.5.2	PCI Performance	1-7
		1.5.3	Integration	1-8
		1.5.4	Ease of Use	1-8
		1.5.5	Flexibility	1-8
		1.5.6	Reliability	1-9
		1.5.7	Testability	1-10
Chapter 2	Functional Description			
•	2.1	PCI Fu	nctional Description	2-2
		2.1.1	PCI Addressing	2-3
		2.1.2	PCI Bus Commands and Functions Supported	2-4
		2.1.3	Internal Arbiter	2-10
		2.1.4	PCI Cache Mode	2-10
	2.2	SCSI F	Functional Description	2-18
		2.2.1	SCRIPTS Processor	2-18
		2.2.2	Internal SCRIPTS RAM	2-19
		2.2.3	64-Bit Addressing in SCRIPTS	2-20
		2.2.4	Hardware Control of SCSI Activity LED	2-20
		2.2.5	Designing an Ultra2 SCSI System	2-21
		2.2.6	Prefetching SCRIPTS Instructions	2-22
		2.2.7	Opcode Fetch Burst Capability	2-23

Contents iii

		2.2.8	Load/Store Instructions	2-24
		2.2.9	JTAG Boundary Scan Testing	2-24
		2.2.10	SCSI Loopback Mode	2-25
		2.2.11	Parity Options	2-25
		2.2.12	DMA FIFO	2-28
		2.2.13	SCSI Bus Interface	2-32
		2.2.14	Select/Reselect During Selection/Reselection	2-38
		2.2.15	Synchronous Operation	2-39
		2.2.16	Interrupt Handling	2-41
		2.2.17	Interrupt Routing	2-48
		2.2.18	Chained Block Moves	2-51
	2.3	Parallel	ROM Interface	2-55
	2.4	Serial E	EPROM Interface	2-57
		2.4.1	Default Download Mode	2-57
		2.4.2	No Download Mode	2-58
	2.5	Power I	Management	2-58
		2.5.1	Power State D0	2-59
		2.5.2	Power State D1	2-59
		2.5.3	Power State D2	2-60
		2.5.4	Power State D3	2-60
Chapter 3	Sign	al Descri	ptions	
	3.1	Internal	Pull-ups on SYM53C896 Signals	3-4
	3.2	PCI Bus	s Interface Signals	3-5
		3.2.1	System Signals	3-5
		3.2.2	Address and Data Signals	3-6
		3.2.3	Interface Control Signals	3-7
		3.2.4	Arbitration Signals	3-8
		3.2.5	Error Reporting Signals	3-9
		3.2.6	Interrupt Signals	3-10
		3.2.7	SCSI Function A GPIO Signals	3-11
		3.2.8	SCSI Function B GPIO Signals	3-12
	3.3	SCSI B	us Interface Signals	3-13
		3.3.1	SCSI Function A Signals	3-13
		3.3.2	SCSI Function B Signals	3-16
	3.4	ROM FI	lash and Memory Interface Signals	3-19
			6 0: 1	2.00
	3.5	Test Into	erface Signals	3-20

iv

	3.6	Power	and Ground Signals	3-21
	3.7	MAD E	Bus Programming	3-23
Chapter 4	Regi	sters		
	4.1	PCI Co	onfiguration Registers	4-1
	4.2	SCSI F	Registers	4-20
	4.3	64-Bit	SCRIPTS Selectors	4-106
	4.4	Phase	Mismatch Jump Registers	4-109
Chapter 5	SCS	I SCRIPT	TS Instruction Set	
	5.1	SCSI S	SCRIPTS	5-1
		5.1.1	Sample Operation	5-3
	5.2	Block I	Move Instructions	5-4
		5.2.1	First Dword	5-5
		5.2.2	Second Dword	5-14
		5.2.3	Third Dword	5-14
	5.3	I/O Ins	tructions	5-15
		5.3.1	First Dword	5-15
		5.3.2	Second Dword	5-22
	5.4	Read/V	Vrite Instructions	5-23
		5.4.1	First Dword	5-23
		5.4.2	Second Dword	5-24
		5.4.3	Read-Modify-Write Cycles	5-24
		5.4.4	Move To/From SFBR Cycles	5-24
	5.5	Transfe	er Control Instructions	5-27
		5.5.1	First Dword	5-27
		5.5.2	Second Dword	5-33
		5.5.3	Third Dword	5-33
	5.6	Memor	y Move Instructions	5-34
		5.6.1	First Dword	5-35
		5.6.2	Read/Write System Memory from a SCRIPTS	5-35
		5.6.3	Second Dword	5-36
		5.6.4	Third Dword	5-36
	5.7	Load/S	tore Instructions	5-37
		5.7.1	First Dword	5-38
		5.7.2	Second Dword	5-39

Chapter 6	Spec	cifications			
•	6.1	DC Characteristics	6-1		
	6.2	TolerANT Technology Electrical Characteristics	6-7		
	6.3	AC Characteristics	6-11		
	6.4	PCI and External Memory Interface Timing Diagrams	6-13		
		6.4.1 Target Timing	6-15		
		6.4.2 Initiator Timing	6-22		
		6.4.3 External Memory Timing	6-38		
	6.5	SCSI Timing Diagrams	6-58		
Appendix A	Regi	ster Summary			
Appendix B	Exte	External Memory Interface Diagram Examples  Index			
	Inde	x			
	Cust	omer Feedback			
Figures					
_	1.1	Typical SYM53C896 System Application	1-2		
	1.2	Typical SYM53C896 Board Application	1-3		
	2.1	SYM53C896 Block Diagram	2-2		
	2.2	Parity Checking/Generation	2-28		
	2.3	DMA FIFO Sections	2-29		
	2.4	SYM53C896 Host Interface SCSI Data Paths	2-32		
	2.5	8-Bit HVD Wiring Diagram for Ultra SCSI	2-36		
	2.6	Regulated Termination for Ultra2 SCSI	2-38		
	2.7	Determining the Synchronous Transfer Rate	2-41		
	2.8	Interrupt Routing Hardware Using the SYM53C896	2-50		
	2.9	Block Move and Chained Block Move Instructions	2-54		
	3.1	SYM53C896 Functional Signal Grouping	3-2		
	5.1	SCRIPTS Overview	5-4		
	5.2	Block Move Instruction - First Dword	5-5		
	5.3	Block Move Instruction - Second Dword	5-14		
	5.4	Block Move Instruction - Third Dword	5-14		

5.5	First 32-Bit Word of the I/O Instruction	5-15
5.6	Second 32-Bit Word of the I/O Instruction	5-22
5.7	Read/Write Instruction - First Dword	5-23
5.8	Read/Write Instruction - Second Dword	5-24
5.9	Transfer Control Instructions - First Dword	5-27
5.10	Transfer Control Instructions - Second Dword	5-33
5.11	Transfer Control Instructions - Third Dword	5-33
5.12	Memory Move Instructions - First Dword	5-35
5.13	Memory Move Instructions - Second Dword	5-36
5.14	Memory Move Instructions - Third Dword	5-36
5.15	Load/Store Instruction - First Dword	5-38
5.16	Load/Store Instructions - Second Dword	5-39
6.1	LVD Driver	6-2
6.2	LVD Receiver	6-3
6.3	Rise and Fall Time Test Condition	6-8
6.4	SCSI Input Filtering	6-8
6.5	Hysteresis of SCSI Receivers	6-9
6.6	Input Current as a Function of Input Voltage	6-9
6.7	Output Current as a Function of Output Voltage	6-10
6.8	External Clock	6-11
6.9	Reset Input	6-12
6.10	Interrupt Output	6-12
6.11	PCI Configuration Register Read	6-15
6.12	PCI Configuration Register Write	6-16
6.13	Operating Registers/SCRIPTS RAM Read, 32-Bit	6-17
6.14	Operating Register/SCRIPTS RAM Read, 64-Bit	6-18
6.15	Operating Register/SCRIPTS RAM Write, 32-Bit	6-19
6.16	Operating Register/SCRIPTS RAM Write, 64-Bit	6-21
6.17	Nonburst Opcode Fetch, 32-Bit Address and Data	6-23
6.18	Burst Opcode Fetch, 32-Bit Address and Data	6-25
6.19	Back-to-Back Read, 32-Bit Address and Data	6-27
6.20	Back-to-Back Write, 32-Bit Address and Data	6-29
6.21	Burst Read, 32-Bit Address and Data	6-31
6.22	Burst Read, 64-Bit Address and Data	6-33
6.23	Burst Write, 32-Bit Address and Data	6-35
6.24	Burst Write, 64-Bit Address and Data	6-37
6.25	External Memory Read	6-39
6.26	External Memory Write	6-42

Contents vii

	6.27	Normal/Fast Memory (≥ 128 Kbytes) Single Byte	
		Access Read Cycle	6-44
	6.28	Normal/Fast Memory (≥ 128 Kbytes) Single Byte	
		Access Write Cycle	6-46
	6.29	Normal/Fast Memory (≥ 128 Kbytes) Multiple Byte	0.40
	0.00	Access Read Cycle	6-48
	6.30	Normal/Fast Memory (≥ 128 Kbytes) Multiple Byte	0.50
	0.04	Access Write Cycle	6-50
	6.31	Slow Memory (≥ 128 Kbytes) Read Cycle	6-52
	6.32	Slow Memory (≥ 128 Kbytes) Write Cycle	6-54
	6.33	≤ 64 Kbytes ROM Read Cycle	6-56
	6.34	≤ 64 Kbytes ROM Write Cycle	6-57
	6.35	Initiator Asynchronous Send	6-58
	6.36	Initiator Asynchronous Receive	6-58
	6.37	Target Asynchronous Send	6-59
	6.38	Target Asynchronous Receive	6-59
	6.39	Initiator and Target Synchronous Transfer	6-63
	6.40	SYM53C896 329 BGA (Bottom View)	6-66
	6.41	SYM53C896 329 BGA Mechanical Drawing	6-67
	B.1	16 Kbyte Interface with 200 ns Memory	B-1
	B.2	64 Kbyte Interface with 150 ns Memory	B-2
	B.3	128, 256, 512 Kbyte or 1 Mbyte Interface with	
		150 ns Memory	B-3
	B.4	512 Kbyte Interface with 150 ns Memory	B-4
Tables			
	2.1	PCI Bus Commands and Encoding Types for the	
		SYM53C896	2-4
	2.2	PCI Cache Mode Alignment	2-13
	2.3	Bits Used for Parity Control and Generation	2-26
	2.4	SCSI Parity Control	2-27
	2.5	SCSI Parity Errors and Interrupts	2-27
	2.6	HVD Signals	2-34
	2.7	Parallel ROM Support	2-56
	2.8	Mode A Serial EEPROM Data Format	2-58
	2.9	Power States	2-59
	3.1	SYM53C896 Internal Pull-ups and Pull-downs	3-4
	3.2	System Signals	3-5

viii Contents

3.3	Address and Data Signals	3-6
3.4	Interface Control Signals	3-7
3.5	Arbitration Signals	3-8
3.6	Error Reporting Signals	3-9
3.7	Interrupt Signals	3-10
3.8	SCSI Function A GPIO Signals	3-11
3.9	SCSI Function B GPIO Signals	3-12
3.10	SCSI Bus Interface Signals	3-13
3.11	SCSI Function A Signals	3-14
3.12	SCSI Function A_SCTRL Signals	3-15
3.13	SCSI Function B Signals	3-16
3.14	SCSI Function B_SCRTL Signals	3-18
3.15	ROM Flash and Memory Interface Signals	3-19
3.16	Test Interface Signals	3-20
3.17	Power and Ground Signals	3-21
3.18	Decode of MAD[3:1] Pins	3-24
4.1	PCI Configuration Register Map	4-2
4.2	SCSI Register Map	4-21
4.3	Examples of Synchronous Transfer Periods and Rates for	
	SCSI-1	4-35
4.4	Example Transfer Periods and Rates for Fast SCSI-2,	
	Ultra and Ultra2	4-35
4.5	Maximum Synchronous Offset	4-37
4.6	SCSI Synchronous Data FIFO Word Count	4-48
5.1	Read/Write Instructions	5-25
6.1	Absolute Maximum Stress Ratings	6-1
6.2	Operating Conditions	6-2
6.3	LVD Driver SCSI Signals—SD[15:0], SDP[1:0], SREQ/,	
	SREQ2/, SACK/, SACK2/, SMSG/, SIO/, SCD/, SATN/,	
	SBSY/, SSEL/, SRST/	6-2
6.4	LVD Receiver SCSI Signals—SD[15:0], SDP[1:0], SREQ/,	
	SREQ2/, SACK/, SACK2/, SMSG/, SIO/, SCD/, SATN/, SBSY/, SSEL/, SRST/	6-3
6.5	A and B DIFFSENS SCSI Signals	6-3
6.6	<u> </u>	6-3
6.7	Input Capacitance Bidirectional Signals—GPIO0_FETCH/, GPIO1_MASTER/,	0-3
0.1	GPIO2, GPIO3, GPIO4, MAD[7:0] <sup>1</sup>	6-4
6.8	Output Signals—MAS/[1:0], MCE/, MOE/ TESTOUT <sup>1</sup> .	

Contents ix

	MWE/, TDO	6-4
6.9	Bidirectional Signals—AD[63:0], C_BE[7:0]/, FRAME/, IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, PAR, PAR64,	
	REQ64/, ACK64/	6-5
6.10	Input Signals—CLK, GNT/, IDSEL, INT DIR, RST/, SCLK,	0 0
0.10	TCK, TDI, TEST_HSC, TEST_RST/, TMS	6-5
6.11	Output Signals—INTA, INTB, ALT_INTA, ALT_INTB,	
	REQ/	6-6
6.12	Output Signal—SERR/	6-6
6.13	TolerANT Technology Electrical Characteristics for SE	
	SCSI Signals	6-7
6.14	External Clock	6-11
6.15	Reset Input	6-12
6.16	Interrupt Output	6-12
6.17	PCI Configuration Register Read	6-15
6.18	PCI Configuration Register Write	6-16
6.19	Operating Register/SCRIPTS RAM Read, 32-Bit	6-17
6.20	Operating Register/SCRIPTS RAM Read, 64-Bit	6-18
6.21	Operating Register/SCRIPTS RAM Write, 32-Bit	6-19
6.22	Operating Register/SCRIPTS RAM Write, 64-Bit	6-20
6.23	Nonburst Opcode Fetch, 32-Bit Address and Data	6-22
6.24	Burst Opcode Fetch, 32-Bit Address and Data	6-24
6.25	Back-to-Back Read, 32-Bit Address and Data	6-26
6.26	Back-to-Back Write, 32-Bit Address and Data	6-28
6.27	Burst Read, 32-Bit Address and Data	6-30
6.28	Burst Read, 64-Bit Address and Data	6-32
6.29	Burst Write, 32-Bit Address and Data	6-34
6.30	Burst Write, 64-Bit Address and Data	6-36
6.31	External Memory Read	6-38
6.32	External Memory Write	6-41
6.33	Normal/Fast Memory (≥ 128 Kbytes) Single Byte	
	Access Read Cycle	6-44
6.34	Normal/Fast Memory (≥ 128 Kbytes) Single Byte	
	Access Write Cycle	6-46
6.35	Slow Memory (≥ 128 Kbytes) Read Cycle	6-52
6.36	Slow Memory (≥ 128 Kbytes) Write Cycle	6-54
6.37	≤ 64 Kbytes ROM Read Cycle	6-56
6.38	< 64 Kbytes ROM Write Cycle	6-57

6.39	Initiator Asynchronous Send	6-58
6.40	Initiator Asynchronous Receive	6-58
6.41	Target Asynchronous Send	6-59
6.42	Target Asynchronous Receive	6-59
6.43	SCSI-1 Transfers (SE 5.0 Mbytes)	6-60
6.44	SCSI-1 Transfers (Differential 4.17 Mbytes)	6-60
6.45	SCSI-2 Fast Transfers 10.0 Mbytes (8-bit transfers) or	
	20.0 Mbytes (16-bit transfers) 40 MHz Clock	6-61
6.46	SCSI-2 Fast Transfers 10.0 Mbytes (8-bit transfers) or	
	20.0 Mbytes (16-bit transfers) 50 MHz Clock	6-61
6.47	Ultra SCSI SE Transfers 20.0 Mbytes (8-bit transfers) or	
	40.0 Mbytes (16-bit transfers) Quadrupled 40 MHz Clock	6-62
6.48	Ultra SCSI HVD Transfers 20.0 Mbytes (8-bit transfers)	
	or 40.0 Mbytes (16-bit transfers) 80 MHz Clock	6-62
6.49	Ultra2 SCSI Transfers 40.0 Mbyte (8-bit transfers) or	
	80.0 Mbyte (16-bit transfers) Quadrupled 40 MHz Clock	6-63
6.50	Signal Names and BGA Position	6-64
6.51	Signal Names By BGA Position	6-65
A.1	SYM53C896 Register Map	A-1

Contents xi

# **Preface**

This book is the primary reference and technical manual for LSI Logic Corporation's Symbios<sup>®</sup> SYM53C896 PCI to Dual Channel Ultra2 SCSI Multifunction Controller. It contains a complete functional description for the product and includes complete physical and electrical specifications.

#### **Audience**

This document was prepared for system designers and programmers who are using this device to design an Ultra2 SCSI port for PCI-based personal computers, workstations, servers or embedded applications.

#### Organization

This document has the following chapters and appendixes:

- Chapter 1, Introduction, describes the general information about the SYM53C896.
- Chapter 2, Functional Description, describes the main functional areas of the chip in more detail, including the interfaces to the SCSI bus and external memory.
- Chapter 3, Signal Descriptions, contains the pin diagram and signal descriptions.
- Chapter 4, Registers, describes each bit in the operating registers, and is organized by register address.
- Chapter 5, SCSI SCRIPTS Instruction Set, defines all of the SCSI SCRIPTS instructions that are supported by the SYM53C896.
- Chapter 6, Specifications, contains the electrical characteristics and AC timing diagrams.
- Appendix A, Register Summary, is a register summary.

Preface xiii

 Appendix B, External Memory Interface Diagram Examples, contains several example interface drawings for connecting the SYM53C896 to external ROMs.

#### **Related Publications**

For background please contact:

#### **ANSI**

11 West 42nd Street New York, NY 10036 (212) 642-4900 Ask for document number X3.131-199X (SCSI-2)

#### **Global Engineering Documents**

15 Inverness Way East Englewood, CO 80112 (800) 854-7179 or (303) 397-7956 (outside U.S.) FAX (303) 397-2740 Ask for document number X3.131-1994 (SCSI-2) or X3.253 (SCSI-3 Parallel Interface)

#### **ENDL Publications**

14426 Black Walnut Court Saratoga, CA 95070 (408) 867-6642

Document names: SCSI Bench Reference, SCSI Encyclopedia, SCSI Tutor

#### **Prentice Hall**

113 Sylvan Avenue Englewood Cliffs, NJ 07632 (800) 947-7700

Ask for document number ISBN 0-13-796855-8, SCSI: Understanding the Small Computer System Interface

# LSI Logic (Storage Components) Electronic Bulletin Board (719) 533-7235

Ask for document Symbios® PCI to SCSI I/O Processors Programming Guide, Order Number J25972I

#### **SCSI Electronic Bulletin Board**

(719) 533-7950

#### LSI Logic World Wide Web Home Page

www.lsil.com

#### LSI Logic Internet Anonymous FTP Site

ftp.symbios.com (204.131.200.1) Directory: /pub/symchips/scsi

#### **PCI Special Interest Group**

2575 N. E. Katherine Hillsboro, OR 97214

(800) 433-5177; (503) 693-6232 (International); FAX (503) 693-8344

#### **Conventions Used in This Manual**

The word *assert* means to drive a signal true or active. The word *deassert* means to drive a signal false or inactive.

Hexadecimal numbers are indicated by the prefix "0x" —for example, 0x32CF. Binary numbers are indicated by the prefix "0b" —for example, 0b0011.0010.1100.1111.

#### **Revision Record**

Revision	Date	Remarks	
0.5	7/97	dvanced Information Data - contains Signal Descriptions, Registers, and echanical Drawings.	
0.6	10/22/97	First Draft - Added: Introduction, Functional Description, SCSI SCRIPTS Instruction Set, Electrical Characteristics, Register Summary, and External Memory Interface Diagram Examples.	
1.0	3/11/98	hanges throughout to reflect manual review process and preproduction nip revisions.	
2.0	1/18/99	Miscellaneous changes/corrections to reflect product qualification. A table showing SYM53C896 internal pull-up and pull-downs has been added to Chapter 3.	

Preface xv

Revision	Date	Remarks	
2.1	4/12/99	Miscellaneous cosmetic/format changes from Symbios to LSI Logic.	
3.0	11/99	Final version.	

# Chapter 1 Introduction

This chapter provides a general overview of the SYM53C896 PCI to Dual Channel Ultra2 SCSI Multifunction Controller. The chapter contains the following sections:

- Section 1.1, "General Description"
- Section 1.2, "Benefits of Ultra2 SCSI"
- Section 1.3. "Benefits of LVD Link"
- Section 1.4, "TolerANT<sup>®</sup> Technology"
- Section 1.5, "SYM53C896 Benefits Summary"

# 1.1 General Description

The SYM53C896 PCI to Dual Channel Ultra2 SCSI Multifunction Controller brings Ultra2 SCSI performance to host adapter, workstation, and general computer designs, making it easy to add a high-performance SCSI bus to any PCI system. It supports Ultra2 SCSI transfer rates and allows increased SCSI connectivity and cable length with Low Voltage Differential (LVD) signaling for SCSI devices.

The SYM53C896 has a local memory bus for local storage of the device's BIOS ROM in flash memory or standard EPROMs. The SYM53C896 supports programming of local flash memory for updates to BIOS. The chip is packaged in a 329 Ball Grid Array (BGA) package. System diagrams showing the connections of the SYM53C896 with an external ROM or flash memory are shown in Appendix B, "External Memory Interface Diagram Examples".

LVD Link<sup>™</sup> technology is the LSI Logic implementation of LVD. LVD Link transceivers allow the SYM53C896 to perform either Single-Ended (SE) or LVD transfers, and support external High Voltage Differential (HVD) transceivers. The SYM53C896 integrates a high-performance SCSI core,

a 64-bit PCI bus master DMA core, and the LSI Logic SCSI SCRIPTS™ processor to meet the flexibility requirements of SCSI-3 and Ultra2 SCSI standards. It is designed to implement multithreaded I/O algorithms with a minimum of processor intervention, solving the protocol overhead problems of previous intelligent and nonintelligent adapter designs.

Figure 1.1 illustrates a typical SYM53C896 system and Figure 1.2 illustrates a typical SYM53C896 board application.

Fixed Disk, Optical Disk, SCSI Bus SYM53C896 PCI Printer, Tape, and Other to Wide Ultra2 SCSI Peripherals Function A PCI Bus Interface - - -and - - - -SYM53C896 PCI Controller SCSI Bus Fixed Disk, Optical Disk, to Wide Ultra2 SCSI Printer, Tape, and Other Function B **Peripherals** PCI Graphic Accelerator Processor Bus PCI Fast Ethernet Memory Controller Central Processing Memory Unit (CPU) Typical PCI Computer System Architecture

Figure 1.1 Typical SYM53C896 System Application

0 SCSI Data, Memory Control Parity, and Function A Memory Block Control Signals 68 Pin Address/Data Wide SCSI Bus Connector Flash EEPROM SYM53C896 64 Bit PCI Serial EEPROM A\_GPIO/[1:0] Function A SCSI Data, **Dual Channel SCSI** Function B Parity, and Controller Control Signals B\_GPIO/[1:0] 68 Pin Serial EEPROM Wide SCSI Function B Connector 0 PCI Interface PCI Address, Data, Parity and Control Signals

Figure 1.2 Typical SYM53C896 Board Application

#### 1.1.1 New Features in the SYM53C896

The SYM53C896 is functionally similar to the SYM53C876 PCI to Dual Channel SCSI Multifunction Controller, with added support for Ultra2 SCSI. Some software enhancements, and the use of LVD, are needed to enable the chip to transfer data at Ultra2 SCSI transfer rates.

- 64-bit PCI Interface.
- Able to handle SCSI phase mismatches in SCRIPTS without interrupting the CPU.
- Two wide Ultra2 SCSI channels in a single package.
- Separate 8 Kbyte internal SCRIPTS RAMs.
- JTAG boundary scanning.
- RAID ready alternative interrupt signaling.
- PC99 Power Management including automatic download of Subsystem Vendor ID and Subsystem ID, and PCI power management levels D0, D1, D2, and D3.

- Improved PCI Caching design improves PCI bus efficiency.
- Load/Store data transferred to or from SCRIPTS RAM internal to chip.
- Hardware control of SCSI activity LED.
- Optional 944 byte DMA FIFO supports large block transfers at Ultra2 SCSI speeds. The default FIFO size of 112 bytes is also supported.
- 32-bit ISTAT registers (Interrupt Status Zero (ISTAT0), Interrupt Status One (ISTAT1), Mailbox Zero (MBOX0), Mailbox One (MBOX1)).

#### 1.2 Benefits of Ultra2 SCSI

Ultra2 SCSI is an extension of the SPI-2 draft standard that allows faster synchronous SCSI transfer rates and defines a new physical layer, LVD SCSI, that provides an incremental evolution from SCSI-2 and Ultra SCSI. When enabled, Ultra2 SCSI performs 40 mega transfers per second, which results in approximately double the synchronous transfer rates of Ultra SCSI. The SYM53C896 can perform 16-bit, Ultra2 SCSI synchronous transfers as fast as 80 Mbytes/s on each channel for a total bandwidth of 160 Mbytes/s. This advantage is most noticeable in heavily loaded systems, or large block size applications such as video on-demand and image processing.

An advantage of Ultra2 SCSI is that it significantly improves SCSI bandwidth while preserving existing hardware and software investments. The primary software changes required are to enable the chip to perform synchronous negotiations for Ultra2 SCSI rates, and to enable the clock quadrupler. Ultra2 SCSI uses the same connectors as Ultra SCSI, but can operate with longer cables and more devices on the bus. Chapter 2, "Functional Description" contains more information on migrating an Ultra SCSI design to an Ultra2 SCSI design.

#### 1.3 Benefits of LVD Link

The SYM53C896 supports LVD for SCSI, a signaling technology that increases the reliability of SCSI data transfers over longer distances than are supported by SE SCSI. The low current output of LVD allows the I/O transceivers to be integrated directly onto the chip. LVD provides the

reliability of HVD SCSI without the added cost of external differential transceivers. Ultra2 SCSI with LVD allows a longer SCSI cable and more devices on the bus, with the same cables defined in the SCSI-3 Parallel Interface standard for Fast-20 (Ultra SCSI). LVD provides a long-term migration path to even faster SCSI transfer rates without compromising signal integrity, cable length, or connectivity.

For backward compatibility to existing SE devices, the SYM53C896 features universal LVD Link transceivers that can support LVD SCSI, SE, and HVD modes. The LVD Link technology also supports HVD signaling in legacy systems, when external transceivers are connected to the SYM53C896. This allows the SYM53C896 to be used in both legacy and Ultra2 SCSI applications.

# 1.4 TolerANT® Technology

The SYM53C896 features TolerANT technology, which includes active negation on the SCSI drivers and input signal filtering on the SCSI receivers. Active negation causes the SCSI Request, Acknowledge, Data, and Parity signals to be actively driven high rather than passively pulled up by terminators. Active negation is enabled by setting bit 7 in the SCSI Test Three (STEST3) register.

TolerANT receiver technology improves data integrity in unreliable cabling environments, where other devices would be subject to data corruption. TolerANT receivers filter the SCSI bus signals to eliminate unwanted transitions, without the long signal delay associated with RC-type input filters. This improved driver and receiver technology helps eliminate double clocking of data, the single biggest reliability issue with SCSI operations. TolerANT input signal filtering is a built-in feature of the SYM53C896 and all LSI Logic fast SCSI, Ultra SCSI, and Ultra2 SCSI devices.

The benefits of TolerANT technology include increased immunity to noise when the signal is going high, better performance due to balanced duty cycles, and improved fast SCSI transfer rates. In addition, TolerANT SCSI devices do not cause glitches on the SCSI bus at power-up or power-down, so other devices on the bus are also protected from data corruption. When it is used with the LVD Link transceivers, TolerANT technology provides excellent signal quality and data reliability in real

world cabling environments. TolerANT technology is compatible with both the Alternative One and Alternative Two termination schemes proposed by the American National Standards Institute.

# 1.5 SYM53C896 Benefits Summary

This section provides an overview of the SYM53C896 features and benefits. It contains information on SCSI Performance, PCI Performance, Integration, Ease of Use, Flexibility, Reliability, and Testability.

#### 1.5.1 SCSI Performance

- Has integrated LVD Link universal transceivers which:
  - Support SE, LVD, and HVD signals (with external transceivers).
  - Allow greater device connectivity and longer cable length.
  - LVD Link transceivers save the cost of external differential transceivers.
  - Supports a long-term performance migration path.
- With a 944 byte FIFO, the chip can efficiently burst up to 512 bytes across the PCI bus.
- Two separate SCSI channels on one chip.
- Performs wide, Ultra2 SCSI synchronous transfers as fast as 80 Mbytes/s on each SCSI channel for a total of 160 Mbytes/s.
- Can handle phase mismatches in SCRIPTS without interrupting the system processor.
- On-chip SCSI clock quadrupler allows the chip to achieve Ultra2 SCSI transfer rates with an input frequency of 40 MHz.
- Includes 8 Kbytes of internal RAM for SCRIPTS instruction storage for each SCSI channel.
- 31 levels of SCSI synchronous offset.
- Supports variable block size and scatter/gather data transfers.
- Performs sustained memory-to-memory DMA transfers to approximately 100 Mbytes/s.
- Minimizes SCSI I/O start latency.

- Performs complex bus sequences without interrupts, including restoring data pointers.
- Reduces ISR overhead through a unique interrupt status reporting method.
- Load/Store SCRIPTS instructions increase performance of data transfers to and from the chip registers without using PCI cycles.
- SCRIPTS support of 64-bit addressing.
- Supports target disconnect and later reconnect with no interrupt to the system processor.
- Supports multithreaded I/O algorithms in SCSI SCRIPTS with fast I/O context switching.
- Expanded Register Move instruction supports additional arithmetic capability.

#### 1.5.2 PCI Performance

- Complies with the PCI 2.1 specification.
- 64-bit or 32-bit 33 MHz PCI interface.
  - Dual Address Cycle (DAC) can be generated for all SCRIPTS.
  - True PCI Multifunction Device presents one electrical load to the PCI Bus.
- Bursts 2/4, 4/8, 8/16, 16/32, 32/64, or 64/128 qword/dword transfers across the PCI bus.
- Supports 64-bit or 32-bit word data bursts with variable burst lengths.
- Prefetches up to 8 dwords of SCRIPTS instructions.
- Bursts SCRIPTS opcode fetches across the PCI bus.
- Performs zero wait-state bus master data bursts up to 264 Mbytes/s (@ 33 MHz).
- Supports PCI Cache Line Size register.
- Supports PCI Write and Invalidate, Read Line, and Read Multiple commands.
- Complies with PCI Bus Power Management Specification Rev 1.1.

#### 1.5.3 Integration

- Dual channel Ultra2 SCSI PCI Multifunction controller.
- Integrated LVD transceivers.
- Full 64-bit or 32-bit PCI DMA bus master.
- Can be used as a third-party PCI bus DMA controller by using Memory-to-Memory Move instructions.
- Integrated SCRIPTS processor.

#### 1.5.4 Ease of Use

- Up to one megabyte of add-in memory support for BIOS and SCRIPTS storage.
- Direct PCI to SCSI connection.
- Reduced SCSI development effort.
- Compiler-compatible with existing SYM53C7XX and SYM53C8XX family SCRIPTS.
- Direct connection to PCI and SCSI SE, LVD and HVD (needs external transceivers).
- Development tools and sample SCSI SCRIPTS available.
- Maskable and pollable interrupts.
- Wide SCSI, A or P cable, and up to 15 devices per SCSI channel supported.
- Three programmable SCSI timers: Select/Reselect, Handshake-to-Handshake, and General Purpose. The time-out period is programmable from 100 µs to greater than 25.6 seconds.
- Software for PC-based operating system support.
- Support for relative jumps.
- SCSI Selected As ID bits for responding with multiple IDs.

#### 1.5.5 Flexibility

- Universal LVD transceivers are backward compatible with SE or HVD devices.
- High level programming interface (SCSI SCRIPTS).

- Programs local and bus flash memory.
- Selectable 112 or 944 byte DMA FIFO for backward compatibility.
- Tailored SCSI sequences execute from main system RAM or internal SCRIPTS RAM.
- Flexible programming interface to tune I/O performance or to adapt to unique SCSI devices.
- Support for changes in the logical I/O interface definition.
- Low level access to all registers and all SCSI bus signals.
- · Fetch, Master, and Memory Access control pins.
- Separate SCSI and system clocks.
- SCSI clock quadrupler bits enable Ultra2 SCSI transfer rates with a 40 MHz SCSI clock input.
- Selectable IRQ pin disable bit.
- Ability to route system clock to SCSI clock.
- Compatible with 3.3 V and 5 V PCI.

#### 1.5.6 Reliability

- 2 kV ESD protection on SCSI signals.
- Protection against bus reflections due to impedance mismatches.
- Controlled bus assertion times (reduces RFI, improves reliability, and eases FCC certification).
- Latch-up protection greater than 150 mA.
- Voltage feed-through protection (minimum leakage current through SCSI pads).
- More than 25% of pins are power and ground.
- Power and ground isolation of I/O pads and internal chip logic.
- TolerANT technology provides:
  - Active negation of SCSI Data, Parity, Request, and Acknowledge signals for improved fast SCSI transfer rates.
  - Input signal filtering on SCSI receivers improves data integrity, even in noisy cabling environments.

# 1.5.7 Testability

- All SCSI signals accessible through programmed I/O.
- SCSI loopback diagnostics.
- SCSI bus signal continuity checking.
- Support for single step mode operation.
- JTAG boundary scan.

# **Chapter 2 Functional Description**

Chapter 2 is divided into the following sections:


- Section 2.1, "PCI Functional Description"
- Section 2.2, "SCSI Functional Description"
- Section 2.3, "Parallel ROM Interface"
- Section 2.4, "Serial EEPROM Interface"
- Section 2.5, "Power Management"

The SYM53C896 PCI to Dual Channel Ultra2 SCSI Multifunction Controller is composed of the following modules:

- 64-bit PCI Interface.
- Two independent PCI-to-Wide Ultra2 SCSI Controllers.
- ROM/Flash Memory Controller.
- Serial EEPROM Controller.

Figure 2.1 illustrates the relationship between these modules.

Figure 2.1 SYM53C896 Block Diagram



# 2.1 PCI Functional Description

The SYM53C896 implements two PCI-to-Wide Ultra2 SCSI controllers in a single package. This configuration presents only one load to the PCI bus and uses one REQ/ - GNT/ pair to arbitrate for PCI bus mastership. However, separate interrupt signals are generated for SCSI Function A and SCSI Function B.

#### 2.1.1 PCI Addressing

There are three physical PCI-defined address spaces:

- PCI Configuration Space.
- I/O Space for operating registers.
- Memory Space for operating registers.

#### 2.1.1.1 Configuration Space

The host processor uses this configuration space to initialize the SYM53C896. Two independent sets of configuration space registers are defined, one set for each SCSI function. The Configuration registers are accessible only by system BIOS during PCI configuration cycles. Each configuration space is a contiguous 256 X 8-bit set of addresses. Decoding C\_BE[3:0]/ determines if a PCI cycle is intended to access the configuration register space. The IDSEL bus signal is a "chip select" that allows access to the configuration register space only. A configuration read/write cycle without IDSEL is ignored. The eight lower order address bits (AD[7:0]) are used to select a specific 8-bit register. Since the SYM53C896 is a PCI multifunction device, bits AD[10:8] decode either SCSI Function A Configuration register (AD[10:8] = 0b000) or SCSI Function B Configuration register (AD[10:8] = 0b0001).

At initialization time, each PCI device is assigned a base address (in the case of the SYM53C896, the upper 24 bits of the address are selected) for memory accesses and I/O accesses. On every access, the SYM53C896 compares its assigned base addresses with the value on the Address/Data bus during the PCI address phase. If there is a match of the upper 24 bits, the access is for the SYM53C896 and the low-order eight bits define the register to be accessed. A decode of C\_BE[3:0]/ determines which registers and what type of access is to be performed.

**I/O Space** – The PCI specification defines I/O space as a contiguous 32-bit I/O address that is shared by all system resources, including the SYM53C896. Base Address Register Zero determines which 256-byte I/O area this device occupies.

**Memory Space** – The PCI specification defines memory space as a contiguous 64-bit memory address that is shared by all system resources, including the SYM53C896. Base Address Register One determines which 1 Kbyte memory area this device occupies. Each SCSI function uses a 8 Kbyte SCRIPTS RAM memory space. Base Address

Register Two determines the 8 Kbyte memory area the SCRIPTS RAM occupies.

## 2.1.2 PCI Bus Commands and Functions Supported

Bus commands indicate to the target the type of transaction the master is requesting. Bus commands are encoded on the C\_BE[3:0]/ lines during the address phase. PCI bus commands and encoding types appear in Table 2.1.

Table 2.1 PCI Bus Commands and Encoding Types for the SYM53C896

C_BE[3:0]/	Command Type	Supported as Master	Supported as Slave
0000	Interrupt Acknowledge	No	No
0001	Special Cycle	No	No
0010	I/O Read	Yes	Yes
0011	I/O Write	Yes	Yes
0100	Reserved	N/A	N/A
0101	Reserved	N/A	N/A
0110	Memory Read	Yes	Yes
0111	Memory Write	Yes	Yes
1000	Reserved	N/A	N/A
1001	Reserved	N/A	N/A
1010	Configuration Read	No	Yes
1011	Configuration Write	No	Yes
1100	Memory Read Multiple	Yes <sup>1</sup>	Yes (defaults to 0110)
1101	DAC	Yes	Yes
1110	Memory Read Line	Yes <sup>1</sup>	Yes (defaults to 0110)
1111	Memory Write and Invalidate	Yes <sup>2</sup>	Yes (defaults to 0111)

<sup>1.</sup> See the DMA Mode (DMODE) register.

<sup>2.</sup> See the Chip Test Three (CTEST3) register.

#### 2.1.2.1 Interrupt Acknowledge Command

The SYM53C896 does not respond to this command as a slave and it never generates this command as a master.

#### 2.1.2.2 Special Cycle Command

The SYM53C896 does not respond to this command as a slave and it never generates this command as a master.

#### 2.1.2.3 I/O Read Command

The I/O Read command reads data from an agent mapped in the I/O address space. All 64 address bits are decoded.

#### 2.1.2.4 I/O Write Command

The I/O Write command writes data to an agent mapped in the I/O address space. All 64 address bits are decoded.

#### 2.1.2.5 Reserved Command

The SYM53C896 does not respond to this command as a slave and it never generates this command as a master.

#### 2.1.2.6 Memory Read Command

The Memory Read command reads data from an agent mapped in the Memory Address Space. The target is free to do an anticipatory read for this command only if it can guarantee that such a read has no side effects.

#### 2.1.2.7 Memory Write Command

The Memory Write command writes data to an agent mapped in the Memory Address Space. When the target returns "ready", it assumes responsibility for the coherency (which includes ordering) of the subject data.

#### 2.1.2.8 Configuration Read Command

The Configuration Read command reads the configuration space of each agent. An agent is selected during a configuration access when its

IDSEL signal is asserted and AD[1:0] are 0b00. During the address phase of a configuration cycle AD[7:2] addresses one of the 64 dword registers (where byte enables address the bytes within each dword) in the configuration space of each device. AD[63:11] are logical don't cares to the selected agent. AD[10:8] indicate which device of a multifunction agent is being addressed.

#### 2.1.2.9 Configuration Write Command

The Configuration Write command transfers data to the configuration space of each agent. An agent is selected when its IDSEL signal is asserted and AD[1:0] are 0b00. During the address phase of a configuration cycle, the AD[7:2] lines address the 64 dword registers (where byte enables address the bytes within each dword) in the configuration space of each device. AD[63:11] are logical don't cares to the selected agent. AD[10:8] indicate which device of a multifunction agent is addressed.

#### 2.1.2.10 Memory Read Multiple Command

This command is identical to the Memory Read command except that it additionally indicates that the master may intend to fetch more than one cache line before disconnecting. The SYM53C896 supports PCI Memory Read Multiple functionality and issues Memory Read Multiple commands on the PCI bus when the Read Multiple mode is enabled. This mode is enabled by setting bit 2 (ERMP) of the DMA Mode (DMODE) register. If cache mode is enabled, a Memory Read Multiple command is issued on all read cycles, except opcode fetches, when the following conditions are met:

- The CLSE bit (Cache Line Size Enable, bit 7, DMA Control (DCNTL) register) and the ERMP bit (Enable Read Multiple, bit 2, DMA Mode (DMODE) register) are set.
- The Cache Line Size register for each function contains a legal burst size value (2, 4, 8, 16, 32, or 64) and that value is less than or equal to the DMODE burst size.
- The transfer will cross a cache line boundary.

When these conditions are met, the chip issues a Memory Read Multiple command instead of a Memory Read during all PCI read cycles.

**Burst Size Selection** – The Read Multiple command reads in multiple cache lines of data in a single bus ownership. The number of cache lines to read is a multiple of the cache line size specified in Revision 2.1 of the PCI specification. The logic selects the largest multiple of the cache line size based on the amount of data to transfer, with the maximum allowable burst size determined from the DMA Mode (DMODE) burst size bits, and the Chip Test Five (CTEST5), bit 2.

#### 2.1.2.11 DAC Command

The SYM53C896 performs DACs when 64-bit addressing is required. See PCI specification 2.1. If any of the selector registers contain a nonzero value, a DAC will be generated.

#### 2.1.2.12 Memory Read Line Command

This command is identical to the Memory Read command, except that it additionally indicates that the master intends to fetch a complete cache line. This command is intended for use with bulk sequential data transfers where the memory system and the requesting master might gain some performance advantage by reading to a cache line boundary rather than a single memory cycle. The Read Line function in the SYM53C896 takes advantage of the PCI 2.1 specification regarding issuing of this command.

If the cache mode is disabled, Read Line commands will not be issued.

If the cache mode is enabled, a Read Line command is issued on all read cycles, except nonprefetch opcode fetches, when the following conditions are met:

- The CLSE (Cache Line Size Enable, bit 7, of the DMA Control (DCNTL) register) and ERL (Enable Read Line, bit 3, of the DMA Mode (DMODE) register) bits are set.
- The Cache Line Size register for each function must contain a legal burst size value in dwords (2, 4, 8, 16, 32, 64, or 128) and that value is less than or equal to the DMODE burst size.
- The transfer will cross a dword boundary but not a cache line boundary.

When these conditions are met, the chip issues a Read Line command instead of a Memory Read during all PCI read cycles. Otherwise, it issues a normal Memory Read command.

**Read Multiple with Read Line Enabled** – When both the Read Multiple and Read Line modes are enabled, the Read Line command is not issued if the above conditions are met. Instead, a Read Multiple command is issued, even though the conditions for Read Line are met.

If the Read Multiple mode is enabled and the Read Line mode is disabled, Read Multiple commands are issued if the Read Multiple conditions are met.

#### 2.1.2.13 Memory Write and Invalidate Command

The Memory Write and Invalidate command is identical to the Memory Write command, except that it additionally guarantees a minimum transfer of one complete cache line. That is, the master intends to write all bytes within the addressed cache line in a single PCI transaction unless interrupted by the target. This command requires implementation of the PCI Cache Line Size register at address 0x0C in PCI configuration space. The SYM53C896 enables Memory Write and Invalidate cycles when bit 0 (WRIE) in the Chip Test Three (CTEST3) register and bit 4 (WIE) in the PCI Command register are set. When the following conditions are met, Memory Write and Invalidate commands are issued:

- The CLSE bit (Cache Line Size Enable, bit 7, of the DMA Control (DCNTL) register), WRIE bit (Write and Invalidate Enable, bit 0, of the Chip Test Three (CTEST3) register), and PCI configuration Command register, bit 4 are set.
- 2. The Cache Line Size register for each function contains a legal burst size value in dwords (2, 4, 8, 16, 32, 64, or 128) and that value is less than or equal to the DMA Mode (DMODE) burst size.
- 3. The chip has enough bytes in the DMA FIFO to complete at least one full cache line burst.
- 4. The chip is aligned to a cache line boundary.

When these conditions are met, the SYM53C896 issues a Write and Invalidate command instead of a Memory Write command during all PCI write cycles.

Multiple Cache Line Transfers – The Memory Write and Invalidate command can write multiple cache lines of data in a single bus ownership. The chip issues a burst transfer as soon as it reaches a cache line boundary. The size of the transfer is not automatically the cache line size, but rather a multiple of the cache line size specified in Revision 2.1 of the PCI specification. The logic selects the largest multiple of the cache line size based on the amount of data to transfer, with the maximum allowable burst size determined from the DMA Mode (DMODE) burst size bits, and Chip Test Five (CTEST5), bit 2. If multiple cache line size transfers are not desired, set the DMODE burst size to exactly the cache line size and the chip only issues single cache line transfers.

After each data transfer, the chip re-evaluates the burst size based on the amount of remaining data to transfer and again selects the highest possible multiple of the cache line size, and no larger than the DMA Mode (DMODE) burst size. The most likely scenario of this scheme is that the chip selects the DMODE burst size after alignment, and issues bursts of this size. The burst size is, in effect, throttled down toward the end of a long Memory Move or Block Move transfer until only the cache line size burst size is left. The chip finishes the transfer with this burst size.

**Latency** – In accordance with the PCI specification, the latency timer is ignored when issuing a Memory Write and Invalidate command such that when a latency time-out occurs, the SYM53C896 continues to transfer up to a cache line boundary. At that point, the chip relinquishes the bus, and finishes the transfer at a later time using another bus ownership. If the chip is transferring multiple cache lines it continues to transfer until the next cache boundary is reached.

**PCI Target Retry** – During a Memory Write and Invalidate transfer, if the target device issues a retry (STOP with no TRDY/, indicating that no data was transferred), the chip relinquishes the bus and immediately tries to finish the transfer on another bus ownership. The chip issues another Memory Write and Invalidate command on the next ownership, in accordance with the PCI specification.

**PCI Target Disconnect** – During a Memory Write and Invalidate transfer, if the target device issues a disconnect the SYM53C896 relinquishes the bus and immediately tries to finish the transfer on another bus ownership. The chip does not issue another Memory Write

and Invalidate command on the next ownership unless the address is aligned.

#### 2.1.3 Internal Arbiter

The PCI to SCSI controller uses a single REQ/ - GNT/ signal pair to arbitrate for access to the PCI bus. An internal arbiter circuit allows the different bus mastering functions resident in the chip to arbitrate among themselves for the privilege of arbitrating for PCI bus access. There are two independent bus mastering functions inside the SYM53C896, one for each of the SCSI functions.

The internal arbiter uses a round robin arbitration scheme to decide which internal bus mastering function may arbitrate for access to the PCI bus. This ensures that no function is starved for access to the PCI bus.

#### 2.1.4 PCI Cache Mode

The SYM53C896 supports the PCI specification for an 8-bit Cache Line Size register located in the PCI configuration space. The Cache Line Size register provides the ability to sense and react to nonaligned addresses corresponding to cache line boundaries. In conjunction with the Cache Line Size register, the PCI commands Memory Read Line, Memory Read Multiple, Memory Write and Invalidate are each software enabled or disabled to allow the user full flexibility in using these commands.

### 2.1.4.1 Enabling Cache Mode

For the cache logic to be enabled to issue PCI cache commands (Memory Read Line, Memory Read Multiple, and Memory Write and Invalidate) on any given PCI master operation the following conditions must be met:

- The Cache Line Size Enable bit in the DMA Control (DCNTL) register must be set.
- The PCI Cache Line Size register must contain a valid binary cache size, i.e. 2, 4, 8, 16, 32, 64, or 128 dwords. Only these values are considered valid cache sizes.
- The programmed burst size (in dwords) must be equal to or greater than the cache line size register. The DMA Mode (DMODE) register bits [7:6] and the Chip Test Five (CTEST5) register bit 2 are the burst length bits.

• The part must be doing a PCI Master transfer. The following PCI Master transactions do not utilize the PCI cache logic and thus no PCI cache commands will be issued during these types of cycles: a nonprefetch SCRIPTS fetch, a Load/Store data transfer, a data flush operation. All other types of PCI Master transactions will utilize the PCI cache logic.

The above four conditions must be met for the cache logic to control the type of PCI cache command that is issued, along with any alignment that may be necessary during write operations. If these conditions are not met for any given PCI Master transaction, a Memory Read or Memory Write will be issued and no cache write alignment will be done.

## 2.1.4.2 Issuing Cache Commands

In order to issue each type of PCI cache command, the corresponding enable bit must be set (2 bits in the case of Memory Write and Invalidate).

- To issue Memory Read Line commands, set the Memory Read Line enable bit in the DMA Mode (DMODE) register.
- To issue Memory Read Multiple commands, set the Read Multiple enable bit in the DMA Mode (DMODE) register.
- To issue Memory Write and Invalidate commands, set the Write and Invalidate enables in both the Chip Test Three (CTEST3) and the PCI configuration Command registers.

If the corresponding cache command that is to be issued is not enabled then the cache logic will fall back to the next command enabled, i.e., if Memory Read Multiple is not enabled and Memory Read Lines are, read lines will be issued in place of read multiples. If no cache commands are enabled, cache write alignment will still occur but no cache commands will be issued, only memory reads and memory writes will be issued.

## 2.1.4.3 Memory Read Caching

Which type of Memory Read command gets issued depends on the starting location of the transfer and the number of bytes to be transferred. During reads, no cache alignment is done (this is not required nor optimal per PCI 2.1 specification) and reads will always be either a programmed burst length in size, as set in the DMA Mode (DMODE) and

Chip Test Three (CTEST3) registers. In the case of a transfer which is smaller than the burst length, all bytes for that transfer will be read in one PCI burst transaction. If the transfer will cross a dword boundary (A[1:0] = 0b00) a Memory Read Line command is issued. When the transfer will cross a cache boundary (depends on the cache line size programmed into the PCI configuration register), a Memory Read Multiple command is issued. If a transfer will not cross a dword or cache boundary or if cache mode is not enabled a Memory Read command is issued.

## 2.1.4.4 Memory Write Caching

Writes will be aligned in a single burst transfer to get to a cache boundary. At that point, Memory Write and Invalidate commands will be issued and will continue at the burst length programmed into the DMA Mode (DMODE) register. Memory Write and Invalidate commands are issued as long as the remaining byte count is greater than the Memory Write and Invalidate threshold. When the byte count goes below this threshold, a single Memory Write burst will be issued to complete the transfer. The general pattern for PCI writes will is:

- A single Memory Write to align to a cache boundary.
- Multiple Memory Write and Invalidates.
- A single data residual Memory Write to complete the transfer.

Table 2.2 PCI Cache Mode Alignment

Host Memory				
_		А		00h
	В			04h
				08h
		С		0Ch
		D		10h
				14h
				18h
				1Ch
_		Е		20h
				24h
				28h
				2Ch
			F	30h
				34h
				38h
				3Ch
	G			40h
				44h
				48h
				4Ch
		Н		50h
				54h
				58h
				5Ch
				60h

#### 2.1.4.5 **Examples**:

MR = Memory Read, MRL = Memory Read Line, MRM = Memory Read Multiple, MW = Memory Write, MWI = Memory Write and Invalidate.

## Read Example 1 -

Burst = 4 dwords, Cache Line Size = 4 dwords:

A to B: MRL (6 bytes)

A to C: MRL (13 bytes)

A to D: MRL (15 bytes)

MR (2 bytes)

C to D: MRM (5 bytes)

C to E: MRM (15 bytes)

MRM (6 bytes)

**D to F:** MRL (15 bytes)

MRL (16 bytes) MR (1 byte)

A to H: MRL (15 bytes)

MRL (16 bytes)

MRL (16 bytes)

MRL (16 bytes)

MRL (16 bytes)

MR (2 bytes)

A to G: MRL (15 bytes)

MRL (16 bytes)

MRL (16 bytes)

MRL (16 bytes)

MR (3 bytes)

## Read Example 2 -

Burst = 8 dwords, Cache Line Size = 4 dwords:

A to B: MRL (6 bytes)

A to C: MRL (13 bytes)

A to D: MRM (17 bytes)

C to D: MRM (5 bytes)

C to E: MRM (21 bytes)

D to F: MRM (31 bytes) MR (1 byte)

A to H: MRM (31 bytes)

> MRM (32 bytes) MRM (18 bytes)

A to G: MRM (31 bytes)

> MRM (32 bytes) MR (3 bytes)

### Read Example 3 -

Burst = 16 dwords, Cache Line Size = 8 dwords:

A to B: MRL (6 bytes)

A to C: MRL (13 bytes)

A to D: MRL (17 bytes)

C to D: MRL (5 bytes)

C to E: MRM (21 bytes)

D to F: MRM (32 bytes)

A to H: MRM (63 bytes)

MRL (16 bytes) MRM (2 bytes)

A to G: MRM (63 bytes)

MR(3 bytes)

## Write Example 1 -

Burst = 4 dwords, Cache Line Size = 4 dwords:

A to B: MW (6 bytes)

A to C: MW (13 bytes)

A to D: MW (17 bytes)

C to D: MW (5 bytes)

C to E: MW (3 bytes)

MWI (16 bytes)

MW (2 bytes)

**D to F:** MW (15 bytes)

MWI (16 bytes)

MW (1 byte)

A to H: MW (15 bytes)

MWI (16 bytes)

MWI (16 bytes)

MWI (16 bytes) MWI (16 bytes)

MW (2 bytes)

A to G: MW (15 bytes)

MWI (16 bytes)

MWI (16 bytes)

MWI (16 bytes)

MW (3 bytes)

#### Write Example 2 -

Burst = 8 dwords, Cache Line Size = 4 dwords:

A to B: MW (6 bytes)

A to C: MW (13 bytes)

A to D: MW (17 bytes)

C to D: MW (5 bytes)

C to E: MW (3 bytes)

MWI (16 bytes)

MW (2 bytes)

**D to F:** MW (15 bytes)

MWI (16 bytes)

MW (1 byte)

A to H: MW (15 bytes)

MWI (32 bytes) MWI (32 bytes) MW (2 bytes)

A to G: MW (15 bytes)

MWI (32 bytes) MWI (16 bytes) MW (3 bytes)

#### Write Example 3 -

Burst = 16 dwords, Cache Line Size = 8 dwords:

A to B: MW (6 bytes)

A to C: MW (13 bytes)

A to D: MW (17 bytes)

C to D: MW (5 bytes)

C to E: MW (21 bytes)

**D to F:** MW (32 bytes)

A to H: MW (15 bytes)

MWI (64 bytes) MW (2 bytes)

A to G: MW (15 bytes)

MWI (32 bytes) MW (18 bytes)

### 2.1.4.6 Memory-to-Memory Moves

Memory-to-Memory Moves also support PCI cache commands, as described above, with one limitation: Memory Write and Invalidate on Memory-to-Memory Move writes are only supported if the source and destination address are quad word aligned. If the source and destination are not quad word aligned, that is, Source address[2:0] == Destination Address[2:0], write aligning is not performed and no Memory Write and Invalidate commands are issued. The SYM53C896 is little endian only.

# 2.2 SCSI Functional Description

The SYM53C896 provides two Ultra2 SCSI controllers on a single chip. Each Ultra2 SCSI controller provides a SCSI function that supports an 8-bit or 16-bit bus. Each controller supports Wide Ultra2 SCSI synchronous transfer rates up to 80 Mbytes/s on a LVD SCSI bus. SCSI functions can be programmed with SCSI SCRIPTS, making it easy to "fine tune" the system for specific mass storage devices or Ultra2 SCSI requirements.

The SYM53C896 offers low level register access or a high-level control interface. Like first generation SCSI devices, the SYM53C896 is accessed as a register-oriented device. The ability to sample and/or assert any signal on the SCSI bus is used in error recovery and diagnostic procedures. In support of SCSI loopback diagnostics, each SCSI function may perform a self-selection and operate as both an initiator and a target.

The SYM53C896 is controlled by the integrated SCRIPTS processor through a high-level logical interface. Commands controlling the SCSI functions are fetched out of the main host memory or local memory. These commands instruct the SCSI functions to Select, Reselect, Disconnect, Wait for a Disconnect, Transfer Information, Change Bus Phases and, in general, implement all aspects of the SCSI protocol. The SCRIPTS processor is a special high-speed processor optimized for SCSI protocol.

## 2.2.1 SCRIPTS Processor

The SCSI SCRIPTS processor allows both DMA and SCSI commands to be fetched from host memory or internal SCRIPTS RAM. Algorithms written in SCSI SCRIPTS control the actions of the SCSI and DMA cores. The SCRIPTS processor executes complex SCSI bus sequences independently of the host CPU.

Algorithms may be designed to tune SCSI bus performance, to adjust to new bus device types (such as scanners, communication gateways, etc.), or to incorporate changes in the SCSI-2 or SCSI-3 logical bus definitions without sacrificing I/O performance. SCSI SCRIPTS are hardware independent, so they can be used interchangeably on any host or CPU

system bus. SCSI SCRIPTS also handle conditions such as Phase Mismatch.

## 2.2.1.1 Phase Mismatch Handling in SCRIPTS

The SYM53C896 can handle phase mismatches due to drive disconnects without needing to interrupt the processor. The primary goal of this logic is to completely eliminate the need for CPU intervention during an I/O disconnect/reselect sequence.

Storing the appropriate information to later restart the I/O can be done through SCRIPTS, eliminating the need for processor intervention during an I/O disconnect/reselect sequence. Calculations are performed such that the appropriate information is available to SCRIPTS so that an I/O state can be properly stored for restart later.

The Phase Mismatch Jump logic powers up disabled and must be enabled by setting the Phase Mismatch Jump Enable bit (ENPMJ, bit 7 in the Chip Control 0 (CCNTL0) register).

Utilizing the information supplied in the Phase Mismatch Jump Address 1 (PMJAD1) and Phase Mismatch Jump Address 2 (PMJAD2) registers, described in Chapter 4, "Registers", allows all overhead involved in a disconnect/reselect sequence to be handled with a modest amount of SCRIPTS instructions.

### 2.2.2 Internal SCRIPTS RAM

The SYM53C896 has 8 Kbytes (2048 x 32 bits) of internal, general purpose RAM for each SCSI function. The RAM is designed for SCRIPTS program storage, but is not limited to this type of information. When the chip fetches SCRIPTS instructions or Table Indirect information from the internal RAM, these fetches remain internal to the chip and do not use the PCI bus. Other types of access to the RAM by the chip, except Load/Store, use the PCI bus as if they were external accesses. The SCRIPTS RAM powers up enabled by default.

The RAM can be relocated by the PCI system BIOS anywhere in the 64-bit address space. Base Address Register Two (SCRIPTS RAM) in the PCI configuration space contains the base address of the internal RAM. To simplify loading of the SCRIPTS instructions, the base address of the RAM appears in the Scratch Register B (SCRATCHB) register when bit 3

of the Chip Test Two (CTEST2) register is set. The upper 32 bits of a 64-bit base address will be in the SCRIPTS Fetch Selector (SFS) register. The RAM is byte accessible from the PCI bus and is visible to any bus mastering device on the bus. External accesses to the RAM (by the CPU) follow the same timing sequence as a standard slave register access, except that the required target wait-states drop from 5 to 3.

A complete set of development tools is available for writing custom drivers with SCSI SCRIPTS. For more information on the SCSI SCRIPTS instructions supported by the SYM53C896, see Chapter 5, "SCSI SCRIPTS Instruction Set".

## 2.2.3 64-Bit Addressing in SCRIPTS

The SYM53C896 has a 64-bit PCI interface which provides 64-bit address and data capability in the initiator mode. The chip can also respond to 64-bit addressing in the target mode.

DACs can be generated for all SCRIPTS operations. There are six selector registers which hold the upper dword of a 64-bit address. All but one of these is static and requires manual loading using a CPU access, a Load/Store instruction, or a memory move instruction. One of the selector registers is dynamic and is used during 64-bit direct block moves only. All selectors will default to zero, meaning the SYM53C896 will power-up in a state where only Single Address Cycles (SACs) will be generated. When any of the selector registers are written to a nonzero value, DACs will be generated.

Direct, table indirect and indirect block moves, Memory-to-Memory Moves, Load/Stores and jumps are all instructions with 64-bit address capability.

Crossing the 4 Gbyte boundary on any one SCRIPTS operation is not permitted and software needs to take care that any given SCRIPTS operation will not cross the 4 Gbyte boundary.

# 2.2.4 Hardware Control of SCSI Activity LED

The SYM53C896 has the ability to control a LED through the GPIO\_0 pin to indicate that it is connected to the SCSI bus. Formerly this function was done by a software driver.

When bit 5 (LED\_CNTL) in the General Purpose Pin Control (GPCNTL) register is set and bit 6 (Fetch Enable) in the GPCNTL register is cleared and the SYM53C896 is not performing an EEPROM autodownload, then bit 3 (CON) in the Interrupt Status Zero (ISTAT0) register will be presented at the GPIO 0 pin.

The CON (Connected) bit in Interrupt Status Zero (ISTATO) will be set anytime the SYM53C896 is connected to the SCSI bus either as an initiator or a target. This will happen after the SYM53C896 has successfully completed a selection or when it has successfully responded to a selection or reselection. It will also be set when the SYM53C896 wins arbitration in low level mode.

# 2.2.5 Designing an Ultra2 SCSI System

Since Ultra2 SCSI is based on existing SCSI standards, it can use existing driver programs as long as the software is able to negotiate for Ultra2 SCSI synchronous transfer rates. Additional software modifications may be needed to take advantage of the new features in the SYM53C896.

In the area of hardware, LVD SCSI is required to achieve Ultra2 SCSI transfer rates and to support the longer cable and additional devices on the bus. All devices on the bus must have LVD SCSI capabilities to guarantee Ultra2 SCSI transfer rates. For additional information on Ultra2 SCSI, refer to the SPI-2 working document which is available from the SCSI BBS referenced at the beginning of this manual. Chapter 6, "Specifications" contains Ultra2 SCSI timing information. In addition to the guidelines in the draft standard, make the following software and hardware adjustments to accommodate Ultra2 SCSI transfers:

- Set the Ultra Enable bit to enable Ultra2 SCSI transfers.
- Set the TolerANT Enable bit, bit 7 in the SCSI Test Three (STEST3) register, whenever the Ultra Enable bit is set.
- Do not extend the SREQ/SACK filtering period with the SCSI Test Two (STEST2) register bit 1. When the Ultra Enable bit is set, the filtering period will be fixed at 8 ns for Ultra2 SCSI or 15 ns for Ultra SCSI, regardless of the value of the SREQ/SACK filtering bit.
- Use the SCSI clock quadrupler.

#### 2.2.5.1 Using the SCSI Clock Quadrupler

The SYM53C896 can quadruple the frequency of a 40 MHz SCSI clock, allowing the system to perform Ultra2 SCSI transfers. This option is user selectable with bit settings in the SCSI Test One (STEST1), SCSI Test Three (STEST3), and SCSI Control Three (SCNTL3) registers. At power-on or reset, the quadrupler is disabled and powered down. Follow these steps to use the clock quadrupler:

- 1. Set the SCLK Quadrupler Enable bit (SCSI Test One (STEST1) register, bit 3).
- Poll bit 5 of the SCSI Test Four (STEST4) register. The SYM53C896 sets this bit as soon as it locks in the 160 MHz frequency. The frequency lockin takes approximately 100 microseconds.
- 3. Halt the SCSI clock by setting the Halt SCSI Clock bit (SCSI Test Three (STEST3) register, bit 5).
- 4. Set the clock conversion factor using the SCF and CCF fields in the SCSI Control Three (SCNTL3) register.
- 5. Set the SCLK Quadrupler Select bit (SCSI Test One (STEST1), bit 2).
- 6. Clear the Halt SCSI Clock bit.

## 2.2.6 Prefetching SCRIPTS Instructions

When enabled by setting the Prefetch Enable bit (bit 5) in the DMA Control (DCNTL) register, the prefetch logic in the SYM53C896 fetches 8 dwords of instruction. The prefetch logic automatically determines the maximum burst size that it can perform, based on the burst length as determined by the values in the DMA Mode (DMODE) register. If the unit cannot perform bursts of at least four dwords, it disables itself. While the chip is prefetching SCRIPTS instructions, it will use PCI cache commands Memory Read Line, and Memory Read Multiple, if PCI caching is enabled.

Note: This feature is only useful when fetching SCRIPTS instructions from main memory. Due to the short access time of SCRIPTS RAM, prefetching is not necessary when fetching instructions from this memory.

The SYM53C896 may flush the contents of the prefetch unit under certain conditions to ensure that the chip always operates from the most current version of the SCRIPTS instruction. When one of these

conditions applies, the contents of the prefetch unit are automatically flushed.

- On every Memory Move instruction. The Memory Move instruction is
  often used to place modified code directly into memory. To make
  sure that the chip executes all recent modifications, the prefetch unit
  flushes its contents and loads the modified code every time an
  instruction is issued. To avoid inadvertently flushing the prefetch unit
  contents, use the No Flush option for all Memory Move operations
  that do not modify code within the next 8 dwords. For more
  information on this instruction refer to Chapter 5, "SCSI SCRIPTS
  Instruction Set".
- On every Store instruction. The Store instruction may also be used to place modified code directly into memory. To avoid inadvertently flushing the prefetch unit contents use the No Flush option for all Store operations that do not modify code within the next 8 dwords.
- On every write to the DMA SCRIPTS Pointer (DSP) register.
- On all Transfer Control instructions when the transfer conditions are met. This is necessary because the next instruction to execute is not the sequential next instruction in the prefetch unit.
- When the Prefetch Flush bit (DMA Control (DCNTL) register, bit 6) is set. The unit flushes whenever this bit is set. The bit is self-clearing.

# 2.2.7 Opcode Fetch Burst Capability

Setting the Burst Opcode Fetch Enable bit (bit 1) in the DMA Mode (DMODE) register (0x38) causes the SYM53C896 to burst in the first two dwords of all instruction fetches. If the instruction is a Memory-to-Memory Move, the third dword is accessed in a separate ownership. If the instruction is an Indirect Type, the additional dword is accessed in a subsequent bus ownership. If the instruction is a table indirect Block Move, the chip uses two accesses to obtain the four dwords required, in two bursts of two dwords each.

Note: This feature is only useful if Prefetching is disabled.

This feature is only useful if fetching SCRIPTS instructions from main memory. Due to the short access time of SCRIPTS RAM, burst opcode fetching is not necessary when fetching instructions from this memory.

#### 2.2.8 Load/Store Instructions

The SYM53C896 supports the Load/Store instruction type, which simplifies the movement of data between memory and the internal chip registers. It also enables the chip to transfer bytes to addresses relative to the Data Structure Address (DSA) register. Load/Store data transfers to or from the SCRIPTS RAM will remain internal to the chip and will not generate PCI bus cycles. While a Load/Store to or from SCRIPTS RAM is occurring, any external PCI slave cycles that occur will be retried on the PCI bus. This feature can be disabled by setting the DILS bit in the Chip Control 0 (CCNTL0) register. For more information on the Load/Store instructions refer to Chapter 5, "SCSI SCRIPTS Instruction Set".

## 2.2.9 JTAG Boundary Scan Testing

The SYM53C896 includes support for JTAG boundary scan testing in accordance with the IEEE 1149.1 specification with one exception, which is explained in this section. This device accepts all required boundary scan instructions including the optional CLAMP, HIGH-Z, and IDCODE instructions.

The SYM53C896 uses an 8-bit instruction register to support all boundary scan instructions. The data registers included in the device are the Boundary Data register, the IDCODE register, and the Bypass register. This device can handle a 10 MHz TCK frequency for TDO and TDI.

Due to design constraints, the RST/ pin (system reset) always 3-states the SCSI pins when it is asserted. Boundary scan logic does not control this action, and this is not compliant with the specification. There are two solutions that resolve this issue:

- Use the RST/ pin as a boundary scan compliance pin. When the pin is deasserted, the device is boundary scan compliant and when asserted, the device is noncompliant. To maintain compliance the RST/ pin must be driven high.
- When RST/ is asserted during boundary scan testing the expected output on the SCSI pins must be the HIGH-Z condition, and not what is contained in the boundary scan data registers for the SCSI pin output cells.

## 2.2.10 SCSI Loopback Mode

The SYM53C896 loopback mode allows testing of both initiator and target functions and, in effect, lets the chip communicate with itself. When the Loopback Enable bit is set in the SCSI Test Two (STEST2) register, bit 4, the SYM53C896 allows control of all SCSI signals whether the chip is operating in the initiator or target mode. For more information on this mode of operation refer to the LSI Logic *Symbios® PCI to SCSI I/O Processors Programming Guide*.

# 2.2.11 Parity Options

The SYM53C896 implements a flexible parity scheme that allows control of the parity sense, allows parity checking to be turned on or off, and has the ability to deliberately send a byte with bad parity over the SCSI bus to test parity error recovery procedures. Table 2.3 defines the bits that are involved in parity control and observation. Table 2.4 describes the parity control function of the Enable Parity Checking and Assert SCSI Even Parity bits in the SCSI Control One (SCNTL1) register, bit 2.

Table 2.5 describes the options available when a parity error occurs. Figure 2.2 shows where parity checking is done in the SYM53C896.

Table 2.3 Bits Used for Parity Control and Generation

Bit Name	Location	Description	
Assert SATN/ on Parity Errors	SCSI Control Zero (SCNTL0), Bit 1	Causes the SYM53C896 to automatically assert SATN/ when it detects a SCSI parity error while operating as an initiator.	
Enable Parity Checking	SCSI Control Zero (SCNTL0), Bit 3	Enables the SYM53C896 to check for parity errors. The SYM53C896 checks for odd parity.	
Assert Even SCSI Parity	SCSI Control One (SCNTL1), Bit 2	Determines the SCSI parity sense generated by the SYM53C896 to the SCSI bus.	
Disable Halt on SATN/ or a Parity Error (Target Mode Only)	SCSI Control One (SCNTL1), Bit 5	Causes the SYM53C896 not to halt operations when a parity error is detected in target mode.	
Enable Parity Error Interrupt	SCSI Interrupt Enable Zero (SIEN0), Bit 0	Determines whether the SYM53C896 generates an interrupt when it detects a SCSI parity error.	
Parity Error	SCSI Interrupt Status Zero (SIST0), Bit 0	This status bit is set whenever the SYM53C896 detects a parity error on the SCSI bus.	
Status of SCSI Parity Signal	SCSI Status Zero (SSTAT0), Bit 0	This status bit represents the active high current state of the SCSI SDP0 parity signal.	
SCSI SDP1 Signal	SCSI Status Two (SSTAT2), Bit 0	This bit represents the active high current state of the SCSI SDP1 parity signal.	
Latched SCSI Parity	SCSI Status Two (SSTAT2), Bit 3 SCSI Status One (SSTAT1), Bit 3	These bits reflect the SCSI odd parity signal corresponding to the data latched into the SCSI Input Data Latch (SIDL) register.	
Master Parity Error Enable	Chip Test Four (CTEST4), Bit 3	Enables parity checking during PCI master data phases.	
Master Data Parity Error	DMA Status (DSTAT), Bit 6	Set when the SYM53C896, as a PCI master, detects a target device signaling a parity error during a data phase.	
Master Data Parity Error Interrupt Enable	DMA Interrupt Enable (DIEN), Bit 6	By clearing this bit, a Master Data Parity Error does not cause assertion of INTA/ (or INTB/), but the status bit is set in the DMA Status (DSTAT) register.	

Table 2.4 **SCSI Parity Control** 

EPC <sup>1</sup>	ASEP <sup>2</sup>	Description
0	0	Does not check for parity errors. Parity is generated when sending SCSI data. Asserts odd parity when sending SCSI data.
0	1	Does not check for parity errors. Parity is generated when sending SCSI data. Asserts even parity when sending SCSI data.
1	0	Checks for odd parity on SCSI data received. Parity is generated when sending SCSI data. Asserts odd parity when sending SCSI data.
1	1	Checks for odd parity on SCSI data received. Parity is generated when sending SCSI data. Asserts even parity when sending SCSI data.

Table 2.5 **SCSI Parity Errors and Interrupts** 


DHP <sup>1</sup>	PAR <sup>2</sup>	Description
0	0	Halts when a parity error occurs in the target or initiator mode and does NOT generate an interrupt.
0	1	Halts when a parity error occurs in the target mode and generates an interrupt in the target or initiator mode.
1	0	Does not halt in target mode when a parity error occurs until the end of the transfer. An interrupt is not generated.
1	1	Does not halt in target mode when a parity error occurs until the end of the transfer. An interrupt is generated.

<sup>1.</sup> DHP = Disable Halt on SATN/ or Parity Error (bit 5 SCSI Control One (SCNTL1)).

EPC = Enable Parity Checking (bit 3 SCSI Control Zero (SCNTL0)).
 ASEP = Assert SCSI Even Parity (bit 2 SCSI Control One (SCNTL1)).

<sup>2.</sup> PAR = Parity Error (bit 0 SCSI Interrupt Enable One (SIEN1)).

Figure 2.2 Parity Checking/Generation




#### 2.2.12 DMA FIFO

The DMA FIFO is 8 bytes wide by 118 transfers deep. The DMA FIFO is illustrated in Figure 2.3. The default DMA FIFO size is 112 bytes to assure compatibility with older products in the SYM53C8XX family.

The DMA FIFO size may be set to 944 bytes by setting the DMA FIFO Size bit, bit 5, in the Chip Test Five (CTEST5) register.

Figure 2.3 DMA FIFO Sections



The SYM53C896 supports 64-bit memory and automatically supports misaligned DMA transfers. A 944-byte FIFO allows the SYM53C896 to support 2, 4, 8, 16, 32, 64, or 128 dword bursts across the PCI bus interface.

#### 2.2.12.1 Data Paths

The data path through the SYM53C896 is dependent on whether data is being moved into or out of the chip, and whether SCSI data is being transferred asynchronously or synchronously.

Figure 2.4 shows how data is moved to/from the SCSI bus in each of the different modes.

The following items determine if any bytes remain in the data path when the chip halts an operation:

#### Asynchronous SCSI Send -

Step 1. If the DMA FIFO size is set to 112 bytes (bit 5 of the Chip Test Five (CTEST5) register cleared), look at the DMA FIFO (DFIFO) and DMA Byte Counter (DBC) registers and calculate if there are bytes left in the DMA FIFO. To make this calculation, subtract the seven least significant bits of the DBC register from

the 7-bit value of the DFIFO register. AND the result with 0x7F for a byte count between zero and 112.

If the DMA FIFO size is set to 944 bytes (bit 5 of the Chip Test Five (CTEST5) register is set), subtract the 10 least significant bits of the DMA Byte Counter (DBC) register from the 10-bit value of the DMA FIFO Byte Offset Counter, which consists of bits [1:0] in the Chip Test Five (CTEST5) register and bits [7:0] of the DMA FIFO (DFIFO) register. AND the result with 0x3FF for a byte count between zero and 944.

Step 2. Read bit 5 in the SCSI Status Zero (SSTAT0) and SCSI Status Two (SSTAT2) registers to determine if any bytes are left in the SCSI Output Data Latch (SODL) register. If bit 5 is set in the SSTAT0 or SSTAT2 register, then the least significant byte or the most significant byte in the SODL register is full. Checking this bit also reveals bytes left in the SODL register from a Chained Move operation with an odd byte count.

### Synchronous SCSI Send -

- Step 1. If the DMA FIFO size is set to 112 bytes (bit 5 of the Chip Test Five (CTEST5) register cleared), look at the DMA FIFO (DFIFO) and DMA Byte Counter (DBC) registers and calculate if there are bytes left in the DMA FIFO. To make this calculation, subtract the seven least significant bits of the DBC register from the 7-bit value of the DFIFO register. AND the result with 0x7F for a byte count between zero and 112.
  - If the DMA FIFO size is set to 944 bytes (bit 5 of the Chip Test Five (CTEST5) register is set), subtract the 10 least significant bits of the DMA Byte Counter (DBC) register from the 10-bit value of the DMA FIFO Byte Offset Counter, which consists of bits [1:0] in the Chip Test Five (CTEST5) register and bits [7:0] of the DMA FIFO (DFIFO) register. AND the result with 0x3FF for a byte count between zero and 944.
- Step 2. Read bit 5 in the SCSI Status Zero (SSTAT0) and SCSI Status Two (SSTAT2) registers to determine if any bytes are left in the SODL register. If bit 5 is set in the SSTAT0 or SSTAT2 register, then the least significant byte or the most significant byte in the SCSI Output Data Latch (SODL) register is full. Checking this bit also reveals bytes left in the SODL register from a Chained Move operation with an odd byte count.

Step 3. Read bit 6 in the SCSI Status Zero (SSTAT0) and SCSI Status Two (SSTAT2) registers to determine if any bytes are left in the SODR register (a hidden buffer register which is not accessible). If bit 6 is set in the SSTAT0 or SSTAT2 register, then the least significant byte or the most significant byte in the SODR register is full.

## Asynchronous SCSI Receive -

Step 1. If the DMA FIFO size is set to 112 bytes (bit 5 of the Chip Test Five (CTEST5) register cleared), look at the DFIFO and DMA Byte Counter (DBC) registers and calculate if there are bytes left in the DMA FIFO. To make this calculation, subtract the seven least significant bits of the DBC register from the 7-bit value of the DMA FIFO (DFIFO) register. AND the result with 0x7F for a byte count between zero and 112.

If the DMA FIFO size is set to 944 bytes (bit 5 of the Chip Test Five (CTEST5) register is set), subtract the 10 least significant bits of the DMA Byte Counter (DBC) register from the 10-bit value of the DMA FIFO Byte Offset Counter, which consists of bits [1:0] in the CTEST5 register and bits [7:0] of the DMA FIFO (DFIFO) register. AND the result with 0x3FF for a byte count between zero and 944.

- Step 2. Read bit 7 in the SCSI Status Zero (SSTAT0) and SCSI Status Two (SSTAT2) registers to determine if any bytes are left in the SCSI Input Data Latch (SIDL) register. If bit 7 is set in the SSTAT0 or SSTAT2 registers, then the least significant byte or the most significant byte is full.
- Step 3. If any wide transfers have been performed using the Chained Move instruction, read the Wide SCSI Receive bit (SCSI Control Two (SCNTL2), bit 0) to determine whether a byte is left in the SCSI Wide Residue (SWIDE) register.

#### Synchronous SCSI Receive -

Step 1. If the DMA FIFO size is set to 112 bytes, subtract the seven least significant bits of the DMA Byte Counter (DBC) register from the 7-bit value of the DMA FIFO (DFIFO) register. AND the result with 0x7F for a byte count between zero and 112.

If the DMA FIFO size is set to 944 bytes (bit 5 of the Chip Test Five (CTEST5) register is set), subtract the 10 least significant bits of the DMA Byte Counter (DBC) register from the 10-bit value of the DMA FIFO Byte Offset Counter, which consists of bits [1:0] in the CTEST5 register and bits [7:0] of the DMA FIFO (DFIFO) register. AND the result with 0x3FF for a byte count between zero and 944.

- Step 2. Read the SCSI Status One (SSTAT1) register and examine bits [7:4], the binary representation of the number of valid bytes in the SCSI FIFO, to determine if any bytes are left in the SCSI FIFO.
- Step 3. If any wide transfers have been performed using the Chained Move instruction, read the Wide SCSI Receive bit (SCSI Control Two (SCNTL2), bit 0) to determine whether a byte is left in the SCSI Wide Residue (SWIDE) register.




Figure 2.4 SYM53C896 Host Interface SCSI Data Paths

## 2.2.13 SCSI Bus Interface

The SYM53C896 performs SE and LVD transfers, and supports traditional HVD operation when the chip is connected to external HVD transceivers.

To support LVD SCSI, all SCSI data and control signals have both negative and positive signal lines. The negative signals perform the SCSI data and control function. In the SE mode they become virtual ground drivers. In the HVD mode, the positive signals provide directional control to the external transceivers. TolerANT technology provides signal filtering at the inputs of SREQ/ and SACK/ to increase immunity to signal reflections.

### 2.2.13.1 LVD Link Technology

To support greater device connectivity and a longer SCSI cable, the SYM53C896 features LVD Link technology, the LSI Logic implementation of LVD SCSI. LVD Link transceivers provide the inherent reliability of differential SCSI, and a long-term migration path of faster SCSI transfer rates.

LVD Link technology is based on current drive. Its low output current reduces the power needed to drive the SCSI bus, so that the I/O drivers can be integrated directly onto the chip. This reduces the cost and complexity compared to traditional HVD designs. LVD Link lowers the amplitude of noise reflections and allows higher transmission frequencies.

The LSI Logic LVD Link transceivers operate in LVD or SE modes. They allow the chip to detect a HVD signal when the chip is connected to external HVD transceivers. The SYM53C896 automatically detects which type of signal is connected, based on the voltage detected by the DIFFSENS pin. Bits 7 and 6 of the SCSI Test Four (STEST4) register contain the encoded value for the type of signal that is detected (LVD, SE, or HVD). Please see the SCSI Test Four (STEST4) register description for encoding and other bit information.

#### 2.2.13.2 HVD Mode

To maintain backward compatibility with legacy systems, the SYM53C896 can operate in the HVD mode (when the chip is connected to external differential transceivers). In the HVD mode, the SD[15:0]+, SDP[1:0]+, SREQ+, SACK+, SRST+, SBSY+, and SSEL+ signals control the direction of external differential pair transceivers. The SYM53C896 is placed in the HVD mode by setting the DIF bit, bit 5, of the SCSI Test Two (STEST2) register (0x4E). Setting this bit 3-states the SBSY-, SSEL-, and SRST- pads so they can be used as pure input pins. In

addition to the standard SCSI lines, the signals shown in Table 2.6 are used by the SYM53C896 during HVD operation.

Table 2.6 HVD Signals

Signal	Function	
SBSY+, SSEL+, SRST+	Active high signals used to enable the differential drivers as outputs for SCSI signals SBSY-, SSEL-, and SRST-, respectively.	
SD[15:0]+, SDP[1:0]+	Active high signals used to control the direction of the differential drivers for SCSI data and parity lines, respectively.	
SACK+	Active high signal used to control the direction of the differential drivers for the initiator group signals SATN- and SACK	
SREQ+	Active high signal used to control the direction of the differential drivers for target group signals SMSG-, SC_D-, SI_O- and SREQ	
DIFFSENS	Input to the SYM53C896 used to detect the voltage level of a SCSI signal to determine whether it is a SE, LVD, or HVD signal. The encoded result is displayed in SCSI Test Four (STEST4) bits 7 and 6.	

In the example differential wiring diagram in Figure 2.5, the SYM53C896 is connected to TI SN75976 differential transceivers for Ultra SCSI operation. The recommended value of the pull-up resistor on the SREQ-, SACK-, SMSG-, SC\_D-, SI\_O-, SATN-, SD[7:0]-, and SDP0- lines is 680  $\Omega$  when the Active Negation portion of LSI Logic TolerANT technology is not enabled. When TolerANT technology is enabled, the recommended resistor value on the SREQ-, SACK-, SD[7:0]-, and SDP0- signals is 1.5 k $\Omega$ . The electrical characteristics of these pins change when TolerANT technology is enabled, permitting a higher resistor value.

To interface the SYM53C896 to the SN75976A, connect the positive pins in the SCSI LVD pair of the SYM53C896 directly to the transceiver enables (DE/RE/). These signals control the direction of the channels on the SN75976A.


The SCSI bidirectional control and data pins (SD[7:0]–, SDP0–, SREQ–, SACK–, SMSG–, SI\_O–, SC\_D–, and SATN–) of the SYM53C896 connect to the bidirectional data pins (nA) of the SN75976A with a pull-up resistor. The pull-up value should be no lower than the transceiver  $I_{OL}$  can tolerate, but not so high as to cause RC timing problems. The three remaining pins, SSEL–, SBSY– and SRST–, are connected to the SN75976A with a pull-down resistor. The pull-down resistors are required

when the pins (nA) of the SN75976A are configured as inputs. When the data pins are inputs, the resistors provide a bias voltage to both the SYM53C896 pins (SSEL-, SBSY-, and SRST-) and the SN75976A data pins. Because the SSEL-, SBSY-, and SRST- pins on the SYM53C896 are inputs only, this configuration allows for the SSEL-, SBSY-, and SRST- SCSI signals to be asserted on the SCSI bus.

The differential pairs on the SCSI bus are reversed when connected to the SN75976A due to the active low nature of the SCSI bus.

**8-bit/16-bit SCSI** and the HVD Interface – In an 8-bit SCSI bus, the SD[15:8] pins on the SYM53C896 should be pulled up with a 1.5 k $\Omega$  resistor or terminated like the rest of the SCSI bus lines. This is very important, as errors may occur during reselection if these lines are left floating.

Figure 2.5 8-Bit HVD Wiring Diagram for Ultra SCSI



#### 2.2.13.3 SCSI Termination

The terminator networks provide the biasing needed to pull signals to an inactive voltage level, and to match the impedance seen at the end of the cable with the characteristic impedance of the cable. Terminators must be installed at the extreme ends of the SCSI chain, and only at the ends. No system should ever have more or less than two terminators installed and active. SCSI host adapters should provide a means of accommodating terminators. There should be a means of disabling the termination.

SE cables can use a 220  $\Omega$  pull-up resistor to the terminator power supply (Term Power) line and a 330  $\Omega$  pull-down resistor to ground. Because of the high-performance nature of the SYM53C896, regulated (or active) termination is recommended. Figure 2.6 shows a Unitrode active terminator. TolerANT technology active negation can be used with either termination network.

For information on terminators that support LVD, refer to the SPI-2 draft standard.

Note: If the SYM53C896 is to be used in a design with only an 8-bit SCSI bus, all 16 data lines must be terminated.




Figure 2.6 Regulated Termination for Ultra2 SCSI

DIFFSENS connects to the SCSI bus DIFFSENS line to detect what type of devices (SE, LVD, or HVD) are connected to the SCSI bus. DISCNCT shuts down the terminator when it is not at the end of the bus. The disconnect pin low enables the terminator.

\*Use additional UCC5630 terminators to terminate the SCSI control signals and wide SCSI data byte as needed.

# 2.2.14 Select/Reselect During Selection/Reselection

In multithreaded SCSI I/O environments, it is not uncommon to be selected or reselected while trying to perform selection/reselection. This situation may occur when a SCSI controller (operating in the initiator mode) tries to select a target and is reselected by another. The Select SCRIPTS instruction has an alternate address to which the SCRIPTS will jump when this situation occurs. The analogous situation for target devices is being selected while trying to perform a reselection.

Once a change in operating mode occurs, the initiator SCRIPTS should start with a Set Initiator instruction or the target SCRIPTS should start with a Set Target instruction. The Selection and Reselection Enable bits (SCSI Chip ID (SCID) bits 5 and 6, respectively) should both be asserted

so that the SYM53C896 may respond as an initiator or as a target. If only selection is enabled, the SYM53C896 cannot be reselected as an initiator. There are also status and interrupt bits in the SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Enable Zero (SIEN0) registers, respectively, indicating that the SYM53C896 has been selected (bit 5) and reselected (bit 4).

## 2.2.15 Synchronous Operation

The SYM53C896 can transfer synchronous SCSI data in both the initiator and target modes. The SCSI Transfer (SXFER) register controls both the synchronous offset and the transfer period. It may be loaded by the CPU before SCRIPTS execution begins, from within SCRIPTS using a Table Indirect I/O instruction, or with a Read-Modify-Write instruction.

The SYM53C896 can receive data from the SCSI bus at a synchronous transfer period as short as 25 ns, regardless of the transfer period used to send data. The SYM53C896 can receive data at one-fourth of the divided SCLK frequency. Depending on the SCLK frequency, the negotiated transfer period, and the synchronous clock divider, the SYM53C896 can send synchronous data at intervals as short as 25 ns for Ultra2 SCSI, 50 ns for Ultra SCSI, 100 ns for fast SCSI and 200 ns for SCSI-1.

### 2.2.15.1 Determining the Data Transfer Rate

Synchronous data transfer rates are controlled by bits in two different registers of the SYM53C896. Following is a brief description of the bits. Figure 2.7 illustrates the clock division factors used in each register, and the role of the register bits in determining the transfer rate.

## 2.2.15.2 SCSI Control Three (SCNTL3) Register, bits [6:4] (SCF[2:0])

The SCF[2:0] bits select the factor by which the frequency of SCLK is divided before being presented to the synchronous SCSI control logic. The output from this divider controls the rate at which data can be received. This rate must not exceed 160 MHz. The receive rate of synchronous SCSI data is one-fourth of the SCF divider output. For example, if SCLK is 160 MHz and the SCF value is set to divide by one, then the maximum rate at which data can be received is 40 MHz (160/(1\*4) = 40).

## 2.2.15.3 SCSI Control Three (SCNTL3) Register, bits [2:0] (CCF[2:0])

The CCF[2:0] bits select the factor by which the frequency of SCLK is divided before being presented to the asynchronous SCSI core logic. This divider must be set according to the input clock frequency in the table.

## 2.2.15.4 SCSI Transfer (SXFER) Register, bits [7:5] (TP[2:0])

The TP[2:0] divider bits determine the SCSI synchronous transfer period when sending synchronous SCSI data in either the initiator or target mode. This value further divides the output from the SCF divider.


### 2.2.15.5 Ultra2 SCSI Synchronous Data Transfers

Ultra2 SCSI is an extension of the current Ultra SCSI synchronous transfer specifications. It allows synchronous transfer periods to be negotiated down as low as 25 ns, which is half the 50 ns period allowed under Ultra SCSI. This will allow a maximum transfer rate of 80 Mbytes/s on a 16-bit, LVD SCSI bus. The SYM53C896 has a SCSI clock quadrupler that must be enabled for the chip to perform Ultra2 SCSI transfers with a 40 MHz oscillator. In addition, the following bit values affect the chip's ability to support Ultra2 SCSI synchronous transfer rates:

- Clock Conversion Factor bits, SCSI Control Three (SCNTL3) register bits [2:0] and Synchronous Clock Conversion Factor bits, SCNTL3 register bits [6:4]. These fields support a value of 111 (binary), allowing the 160 MHz SCLK frequency to be divided down by 8 for the asynchronous logic.
- Ultra2 SCSI Enable bit, SCSI Control Three (SCNTL3) register bit 7.
   Setting this bit enables Ultra2 SCSI synchronous transfers in systems that use the internal SCSI clock quadrupler.
- TolerANT Enable bit, SCSI Test Three (STEST3) register bit 7. Active negation must be enabled for the SYM53C896 to perform Ultra2 SCSI transfers.

Note: The clock quadrupler requires a 40 MHz external clock.
LSI Logic Symbios software assumes that the SYM53C896 is connected to a 40 MHz external clock, which is quadrupled to achieve Ultra2 SCSI transfer rates.

**Determining the Synchronous Transfer Rate** Figure 2.7



# 2.2.16 Interrupt Handling

0

1

6

8

120

160

1

1

1

1

The SCRIPTS processors in the SYM53C896 perform most functions independently of the host microprocessor. However, certain interrupt situations must be handled by the external microprocessor. This section explains all aspects of interrupts as they apply to the SYM53C896.

(160/1)/4 = 40 Mbytes/s

(160/1)/4 = 40 Mbytes/s

Synchronous receive rate = (QCLK/SCF) /4 =

## 2.2.16.1 Polling and Hardware Interrupts

The external microprocessor is informed of an interrupt condition by polling or hardware interrupts. Polling means that the microprocessor must continually loop and read a register until it detects a bit that is set indicating an interrupt. This method is the fastest, but it wastes CPU time that could be used for other system tasks. The preferred method of detecting interrupts in most systems is hardware interrupts. In this case, the SYM53C896 asserts the Interrupt Request (INTA/ or INTB/) line that interrupts the microprocessor, causing the microprocessor to execute an interrupt service routine. A hybrid approach would use hardware interrupts for long waits, and use polling for short waits.

SCSI Function A is routed to PCI Interrupt INTA/. SCSI Function B is normally routed to INTB/, but can be routed to INTA/ if a pull-up is connected to MAD[4]. See Section 3.7, "MAD Bus Programming" for additional information.

## 2.2.16.2 Registers

The registers in the SYM53C896 that are used for detecting or defining interrupts are ISTAT, SCSI Interrupt Status Zero (SIST0), SCSI Interrupt Status One (SIST1), SCSI Interrupt Enable Zero (SIEN0), SCSI Interrupt Enable One (SIEN1), DMA Control (DCNTL), and DMA Interrupt Enable (DIEN).

**ISTAT** – The ISTAT register includes the Interrupt Status Zero (ISTAT0), Interrupt Status One (ISTAT1), Mailbox Zero (MBOX0), and Mailbox One (MBOX1) registers. It is the only register that can be accessed as a slave during the SCRIPTS operation. Therefore, it is the register that is polled when polled interrupts are used. It is also the first register that should be read after the INTA/ (or INTB/) pin is asserted in association with a hardware interrupt. The INTF (Interrupt-on-the-Fly) bit should be the first interrupt serviced. It must be written to one to be cleared. This interrupt must be cleared before servicing any other interrupts.

See Register 0x14, Interrupt Status Zero (ISTAT0), Bit 5 signal process in Chapter 4, "Registers" for additional information.

The host (C Code) or the SCRIPTS code could potentially try to access the mailbox bits at the same time.

If the SIP bit in the Interrupt Status Zero (ISTAT0) register is set, then a SCSI-type interrupt has occurred and the SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Status One (SIST1) registers should be read.

If the DIP bit in the Interrupt Status Zero (ISTAT0) register is set, then a DMA-type interrupt has occurred and the DMA Status (DSTAT) register should be read.

SCSI-type and DMA-type interrupts may occur simultaneously, so in some cases both SIP and DIP may be set.

**SIST0** and **SIST1** – The SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Status One (SIST1) registers contain SCSI-type interrupt bits. Reading these registers determines which condition or conditions caused the SCSI-type interrupt, and clears that SCSI interrupt condition.

If the SYM53C896 is receiving data from the SCSI bus and a fatal interrupt condition occurs, the chip attempts to send the contents of the DMA FIFO to memory before generating the interrupt.

If the SYM53C896 is sending data to the SCSI bus and a fatal SCSI interrupt condition occurs, data could be left in the DMA FIFO. Because of this the DMA FIFO Empty (DFE) bit in DMA Status (DSTAT) should be checked.

If this bit is cleared, set the CLF (Clear DMA FIFO) and CSF (Clear SCSI FIFO) bits before continuing. The CLF bit is bit 2 in Chip Test Three (CTEST3). The CSF bit is bit 1 in SCSI Test Three (STEST3).

**DSTAT** – The DMA Status (DSTAT) register contains the DMA-type interrupt bits. Reading this register determines which condition or conditions caused the DMA-type interrupt, and clears that DMA interrupt condition. Bit 7 in DSTAT, DFE, is purely a status bit; it will not generate an interrupt under any circumstances and will not be cleared when read. DMA interrupts flush neither the DMA nor SCSI FIFOs before generating the interrupt, so the DFE bit in the DSTAT register should be checked after any DMA interrupt.

If the DFE bit is cleared, then the FIFOs must be cleared by setting the CLF (Clear DMA FIFO) and CSF (Clear SCSI FIFO) bits, or flushed by setting the FLF (Flush DMA FIFO) bit.

**SIEN0 and SIEN1** – The SCSI Interrupt Enable Zero (SIEN0) and SCSI Interrupt Enable One (SIEN1) registers are the interrupt enable registers for the SCSI interrupts in SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Status One (SIST1).

**DIEN** – The DMA Interrupt Enable (DIEN) register is the interrupt enable register for DMA interrupts in DMA Status (DSTAT).

DMA Control (DCNTL) – When bit 1 in this register is set, the INTA/ (or INTB/) pin is not asserted when an interrupt condition occurs. The interrupt is not lost or ignored, but is merely masked at the pin. Clearing this bit when an interrupt is pending immediately causes the INTA/ (or INTB/) pin to assert. As with any register other than ISTAT, this register cannot be accessed except by a SCRIPTS instruction during SCRIPTS execution.

### 2.2.16.3 Fatal vs. Nonfatal Interrupts

A fatal interrupt, as the name implies, always causes the SCRIPTS to stop running. All nonfatal interrupts become fatal when they are enabled by setting the appropriate interrupt enable bit. Interrupt masking is discussed in Section 2.2.16.4, "Masking". All DMA interrupts (indicated by the DIP bit in Interrupt Status Zero (ISTATO) and one or more bits in DMA Status (DSTAT) being set) are fatal.

Some SCSI interrupts (indicated by the SIP bit in the Interrupt Status Zero (ISTAT0) and one or more bits in SCSI Interrupt Status Zero (SIST0) or SCSI Interrupt Status One (SIST1) being set) are nonfatal.

When the SYM53C896 is operating in the Initiator mode, only the Function Complete (CMP), Selected (SEL), Reselected (RSL), General Purpose Timer Expired (GEN), and Handshake-to-Handshake Timer Expired (HTH) interrupts are nonfatal.

When operating in the Target mode, CMP, SEL, RSL, Target mode: SATN/ active (M/A), GEN, and HTH are nonfatal. Refer to the description for the Disable Halt on a Parity Error or SATN/ active (Target Mode Only) (DHP) bit in the SCSI Control One (SCNTL1) register to configure the chip's behavior when the SATN/ interrupt is enabled during Target mode operation. The Interrupt-on-the-Fly interrupt is also nonfatal, since SCRIPTS can continue when it occurs.

The reason for nonfatal interrupts is to prevent the SCRIPTS from stopping when an interrupt occurs that does not require service from the CPU. This prevents an interrupt when arbitration is complete (CMP set), when the SYM53C896 is selected or reselected (SEL or RSL set), when the initiator asserts ATN (target mode: SATN/ active), or when the General Purpose or Handshake-to-Handshake timers expire. These interrupts are not needed for events that occur during high-level SCRIPTS operation.

#### 2.2.16.4 Masking

Masking an interrupt means disabling or ignoring that interrupt. Interrupts can be masked by clearing bits in the SCSI Interrupt Enable Zero (SIEN0) and SCSI Interrupt Enable One (SIEN1) (for SCSI interrupts) registers or DMA Interrupt Enable (DIEN) (for DMA interrupts) register. How the chip responds to masked interrupts depends on: whether polling or hardware interrupts are being used; whether the interrupt is fatal or nonfatal; and whether the chip is operating in the Initiator or Target mode.

If a nonfatal interrupt is masked and that condition occurs, the SCRIPTS do not stop, the appropriate bit in the SCSI Interrupt Status Zero (SIST0) or SCSI Interrupt Status One (SIST1) is still set, the SIP bit in the Interrupt Status Zero (ISTAT0) is not set, and the INTA/ (or INTB/) pin is not asserted.

If a fatal interrupt is masked and that condition occurs, then the SCRIPTS still stop, the appropriate bit in the DMA Status (DSTAT), SCSI Interrupt Status Zero (SIST0), or SCSI Interrupt Status One (SIST1) register is set, and the SIP or DIP bit in the Interrupt Status Zero (ISTAT0) register is set, but the INTA/ (or INTB/) pin is not asserted.

Interrupts can be disabled by setting the SYNC\_IRQD bit in the Interrupt Status One (ISTAT1) register. If an interrupt is already asserted and SYNC\_IRQD is then set, the interrupt will remain until serviced. Further interrupts will be blocked.

When the SYM53C896 is initialized, enable all fatal interrupts if hardware interrupts are being used. If a fatal interrupt is disabled and that interrupt condition occurs, the SCRIPTS halts and the system never knows it unless it times out and checks the Interrupt Status Zero (ISTAT0), Interrupt Status One (ISTAT1), Mailbox Zero (MBOX0), and Mailbox One (MBOX1) registers after a certain period of inactivity.

If ISTAT is being polled instead of using hardware interrupts, then masking a fatal interrupt makes no difference since the SIP and DIP bits in the Interrupt Status Zero (ISTATO) inform the system of interrupts, not the INTA/ (or INTB/) pin.

Masking an interrupt after INTA/ (or INTB/) is asserted does not cause deassertion of INTA/ (or INTB/).

#### 2.2.16.5 Stacked Interrupts

The SYM53C896 will stack interrupts, if they occur, one after the other. If the SIP or DIP bits in the Interrupt Status Zero (ISTAT0) register are set (first level), then there is already at least one pending interrupt, and any future interrupts are stacked in extra registers behind the SCSI Interrupt Status Zero (SIST0), SCSI Interrupt Status One (SIST1), and DMA Status (DSTAT) registers (second level). When two interrupts have occurred and the two levels of the stack are full, any further interrupts set additional bits in the extra registers behind SIST0, SIST1, and DSTAT. When the first level of interrupts are cleared, all the interrupts that came in afterward move into SIST0, SIST1, and DSTAT. After the first interrupt is cleared by reading the appropriate register, the INTA/ (or INTB/) pin is deasserted for a minimum of three CLKs; the stacked interrupts move into SIST0, SIST1, or DSTAT; and the INTA/ (or INTB/) pin is asserted once again.

Since a masked nonfatal interrupt does not set the SIP or DIP bits, interrupt stacking does not occur. A masked, nonfatal interrupt still posts the interrupt in SCSI Interrupt Status Zero (SIST0), but does not assert the INTA/ (or INTB/) pin. Since no interrupt is generated, future interrupts move into SIST0 or SCSI Interrupt Status One (SIST1) instead of being stacked behind another interrupt. When another condition occurs that generates an interrupt, the bit corresponding to the earlier masked nonfatal interrupt is still set.

A related situation to interrupt stacking is when two interrupts occur simultaneously. Since stacking does not occur until the SIP or DIP bits are set, there is a small timing window in which multiple interrupts can occur but are not stacked. These could be multiple SCSI interrupts (SIP set), multiple DMA interrupts (DIP set), or multiple SCSI and multiple DMA interrupts (both SIP and DIP set).

As previously mentioned, DMA interrupts do not attempt to flush the FIFOs before generating the interrupt. It is important to set either the Clear DMA FIFO (CLF) and Clear SCSI FIFO (CSF) bits if a DMA interrupt occurs and the DMA FIFO Empty (DFE) bit is not set. This is because any future SCSI interrupts are not posted until the DMA FIFO is cleared of data. These 'locked out' SCSI interrupts are posted as soon as the DMA FIFO is empty.

#### 2.2.16.6 Halting in an Orderly Fashion

When an interrupt occurs, the SYM53C896 attempts to halt in an orderly fashion.

- If the interrupt occurs in the middle of an instruction fetch, the fetch is completed, except in the case of a Bus Fault. Execution does not begin, but the DSP points to the next instruction since it is updated when the current instruction is fetched.
- If the DMA direction is a write to memory and a SCSI interrupt occurs, the SYM53C896 attempts to flush the DMA FIFO to memory before halting. Under any other circumstances only the current cycle is completed before halting, so the DFE bit in DMA Status (DSTAT) should be checked to see if any data remains in the DMA FIFO.
- SCSI SREQ/SACK handshakes that have begun are completed before halting.
- The SYM53C896 attempts to clean up any outstanding synchronous offset before halting.
- In the case of Transfer Control Instructions, once instruction execution begins it continues to completion before halting.
- If the instruction is a JUMP/CALL WHEN/IF <phase>, the DMA SCRIPTS Pointer (DSP) is updated to the transfer address before halting.
- All other instructions may halt before completion.

#### 2.2.16.7 Sample Interrupt Service Routine

The following is a sample of an interrupt service routine for the SYM53C896. It can be repeated if polling is used, or should be called when the INTA/ (or INTB/) pin is asserted if hardware interrupts are used.

- Read Interrupt Status Zero (ISTATO).
- 2. If the INTF bit is set, it must be written to a one to clear this status.
- 3. If only the SIP bit is set, read SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Status One (SIST1) to clear the SCSI interrupt condition and get the SCSI interrupt status. The bits in the SIST0 and SIST1 tell which SCSI interrupts occurred and determine what action is required to service the interrupts.

- 4. If only the DIP bit is set, read DMA Status (DSTAT) to clear the interrupt condition and get the DMA interrupt status. The bits in DSTAT tell which DMA interrupts occurred and determine what action is required to service the interrupts.
- 5. If both the SIP and DIP bits are set, read SCSI Interrupt Status Zero (SIST0), SCSI Interrupt Status One (SIST1), and DMA Status (DSTAT) to clear the SCSI and DMA interrupt condition and get the interrupt status. If using 8-bit reads of the SIST0, SIST1, and DSTAT registers to clear interrupts, insert a 12 clock delay between the consecutive reads to ensure that the interrupts clear properly. Both the SCSI and DMA interrupt conditions should be handled before leaving the Interrupt Service Routine. It is recommended that the DMA interrupt is serviced before the SCSI interrupt, because a serious DMA interrupt condition could influence how the SCSI interrupt is acted upon.
- 6. When using polled interrupts go back to step 1 before leaving the interrupt service routine in case any stacked interrupts moved in when the first interrupt was cleared. When using hardware interrupts, the INTA/ (or INTB/) pin is asserted again if there are any stacked interrupts. This should cause the system to re-enter the interrupt service routine.

## 2.2.17 Interrupt Routing

This section documents the recommended approach to RAID ready interrupt routing for the SYM53C896. In order to be compatible with AMI RAID upgrade products and the SYM53C896, the following requirements must be met:

• When a RAID upgrade card is installed in the upgrade slot, interrupts from the motherboard SCSI controller(s) assigned to the RAID upgrade card must be routed to INTC/ and INTD/ of the upgrade slot and isolated from the motherboard interrupt controller. The system processor must not see interrupts from the SCSI controllers that are to be serviced by the RAID upgrade card. An upgrade slot is one that is connected to the interrupt routing logic for motherboard SCSI device(s). When a PCI RAID upgrade board is installed into the system, it would be plugged into this slot if it is to control motherboard SCSI device(s).

- The TDI pin of the upgrade slot must be connected to the INT\_DIR/ pin of the SYM53C896.
- When a RAID upgrade card is not installed, interrupts from a SCSI core must not be presented to the system's interrupt controller using multiple interrupt inputs.

Figure 2.8 shows an example configuration. In this example the SYM53C896 Dual Channel Ultra2 SCSI Controller contains the interrupt routing logic.

The SYM53C896 supports four different interrupt routing modes. Additional information for these modes may be found in register 0x4D, SCSI Test One (STEST1) description in Chapter 4, "Registers". Each SCSI core within the chip may be configured independently. The interrupt routing mode is selected using bits [1:0] in the STEST1 register within each core. Mode 0 is the default mode and is compatible with AMI RAID upgrade products.

If the implementation shown in Figure 2.8 is used, INTC/ and INTD/ of the PCI RAID upgrade slot cannot be used when a non-RAID upgrade card is installed in the slot. If this restriction is not acceptable, additional buffer logic must be implemented on the motherboard. As long as the interrupt routing requirements stated above are satisfied, a motherboard designer could implement this design with external logic.




Figure 2.8 Interrupt Routing Hardware Using the SYM53C896

There can only be one entity controlling a motherboard SCSI core or conflicts will occur. Typically a SCSI core will be controlled by the SCSI BIOS and an operating system driver. When a SCSI core is allocated to a RAID adapter, however, a mechanism must be implemented to prevent the SCSI BIOS and operating system driver from trying to access the SCSI core. The motherboard designer has several options to choose from for doing this.

determined by the motherboard interrupt routing scheme.

The first option is to have the SCSI core load its PCI Subsystem ID using a serial EPROM on power-up. If bit 15 in this ID is set, the LSI Logic Symbios BIOS and operating system drivers will ignore the chip. This makes it possible to control the assignment of the motherboard SCSI cores using a configuration utility.

The second option is to provide motherboard and system BIOS support for NVS. The SCSI core may then be enabled or disabled using the SCSI BIOS configuration utility. Not all versions of the Symbios drivers support this capability.

The third option is to have the system BIOS not report the existence of the SCSI controller chips when the SCSI BIOS and operating systems make PCI BIOS calls. This approach requires modifications to the system BIOS and assumes the operating system uses PCI BIOS calls when searching for PCI devices.

#### 2.2.18 Chained Block Moves

Since the SYM53C896 has the capability to transfer 16-bit wide SCSI data, a unique situation occurs when dealing with odd bytes. The Chained Move (CHMOV) SCRIPTS instruction along with the Wide SCSI Send (WSS) and Wide SCSI Receive (WSR) bits in the SCSI Control Two (SCNTL2) register are used to facilitate these situations. The Chained Block Move instruction is illustrated in Figure 2.9.

#### 2.2.18.1 Wide SCSI Send Bit

The WSS bit is set whenever the SCSI controller is sending data (Data-Out for the initiator or Data-In for the target) and the controller detects a partial transfer at the end of a chained Block Move SCRIPTS instruction (this flag is not set if a normal Block Move instruction is used). Under this condition, the SCSI controller does not send the low-order byte of the last partial memory transfer across the SCSI bus. Instead, the low-order byte is temporarily stored in the lower byte of the SCSI Output Data Latch (SODL) register and the WSS flag is set. The hardware uses the WSS flag to determine what behavior must occur at the start of the next data send transfer. When the WSS flag is set at the start of the next transfer, the first byte (the high-order byte) of the next data send transfer is "married" with the stored low-order byte in the SODL register; and the two bytes are sent out across the bus, regardless of the type of Block Move instruction (normal or chained). The flag is automatically cleared when the "married" word is sent. The flag is alternately cleared through SCRIPTS or by the microprocessor. Also, the microprocessor or SCRIPTS can use this bit for error detection and recovery purposes.

#### 2.2.18.2 Wide SCSI Receive Bit

The WSR bit is set whenever the SCSI controller is receiving data (Data-In for the initiator or Data-Out for the target) and the controller detects a partial transfer at the end of a block move or chained block move SCRIPTS instruction. When WSR is set, the high-order byte of the

last SCSI bus transfer is not transferred to memory. Instead, the byte is temporarily stored in the SCSI Wide Residue (SWIDE) register. The hardware uses the WSR bit to determine what behavior must occur at the start of the next data receive transfer. The bit is automatically cleared at the start of the next data receive transfer. The bit can alternatively be cleared by the microprocessor or through SCRIPTS. Also, the microprocessor or SCRIPTS can use this bit for error detection and recovery purposes.

#### 2.2.18.3 SWIDE Register

This register is used to store data for partial byte data transfers. For receive data, the SCSI Wide Residue (SWIDE) register holds the high-order byte of a partial SCSI transfer which has not yet been transferred to memory. This stored data may be a residue byte (and therefore ignored) or it may be valid data that is transferred to memory at the beginning of the next Block Move instruction.

#### 2.2.18.4 SODL Register

For send data, the low-order byte of the SCSI Output Data Latch (SODL) register holds the low-order byte of a partial memory transfer which has not yet been transferred across the SCSI bus. This stored data is usually "married" with the first byte of the next data send transfer, and both bytes are sent across the SCSI bus at the start of the next data send block move command.

#### 2.2.18.5 Chained Block Move SCRIPTS Instruction


A chained Block Move SCRIPTS instruction is primarily used to transfer consecutive data send or data receive blocks. Using the chained Block Move instruction facilitates partial receive transfers and allows correct partial send behavior without additional opcode overhead. Behavior of the chained Block Move instruction varies slightly for sending and receiving data.

For receive data (Data-In for the initiator or Data-Out for the target), a chained Block Move instruction indicates that if a partial transfer occurred at the end of the instruction, the WSR flag is set. The high-order byte of the last SCSI transfer is stored in the SCSI Wide Residue (SWIDE) register rather than transferred to memory. The contents of the SWIDE register should be the first byte transferred to memory at the start of the

chained Block Move data stream. Since the byte count always represents data transfers to/from memory (as opposed to the SCSI bus), the byte transferred out of the SCSI Wide Residue (SWIDE) register is one of the bytes in the byte count. If the WSR bit is cleared when a receive data chained Block Move instruction is executed, the data transfer occurs similar to that of the regular Block Move instruction. Whether the WSR bit is set or cleared, when a normal block move instruction is executed, the contents of the SWIDE register are ignored and the transfer takes place normally. For "N" consecutive wide data receive Block Move instructions, the 2nd through the Nth Block Move instructions should be chained block moves.

For send data (Data-Out for the initiator or Data-In for the target), a chained Block Move instruction indicates that if a partial transfer terminates the chained block move instruction, the last low-order byte (the partial memory transfer) should be stored in the lower byte of the SCSI Output Data Latch (SODL) register and not sent across the SCSI bus. Without the chained Block Move instruction, the last low-order byte would be sent across the SCSI bus. The starting byte count represents data bytes transferred from memory but not to the SCSI bus when a partial transfer exists. For example, if the instruction is an Initiator chained Block Move Data Out of five bytes (and WSS is not previously set), five bytes are transferred out of memory to the SCSI controller, four bytes are transferred from the SCSI controller across the SCSI bus, and one byte is temporarily stored in the lower byte of the SODL register waiting to be married with the first byte of the next Block Move instruction. Regardless of whether a chained Block Move or normal Block Move instruction is used, if the WSS bit is set at the start of a data send command, the first byte of the data send command is assumed to be the high-order byte and is "married" with the low-order byte stored in the lower byte of the SODL register before the two bytes are sent across the SCSI bus. For "N" consecutive wide data send Block Move commands, the first through the (N<sup>th</sup> – 1) Block Move instructions should be Chained Block Moves.

Figure 2.9 Block Move and Chained Block Move Instructions



CHMOV 5, 3 when Data Out

Moves five bytes from address 0x03 in the host memory to the SCSI bus. Bytes 0x03, 0x04, 0x05, and 0x06 are moved and byte 0x07 remains in the low-order byte of the SCSI Output Data Latch (SODL) register and is combined with the first byte of the following MOVE instruction.

Move 5, 9 when Data\_Out

Moves five bytes from address 0x09 in the host memory to the SCSI bus.

#### 2.3 Parallel ROM Interface

The SYM53C896 supports up to one megabyte of external memory in binary increments from 16 Kbytes to allow the use of expansion ROM for add-in PCI cards. Both functions of the device share the ROM interface. This interface is designed for low speed operations such as downloading instruction code from ROM. It is not intended for dynamic activities such as executing instructions.

System requirements include the SYM53C896, two or three external 8-bit address holding registers (HCT273 or HCT374), and the appropriate memory device. The 4.7 k $\Omega$  pull-up resistors on the MAD bus require HC or HCT external components to be used. If in-system Flash ROM updates are required, a 7406 (high voltage open collector inverter), a MTD4P05, and several passive components are also needed. The memory size and speed is determined by pull-up resistors on the 8-bit bidirectional memory bus at power-up. The SYM53C896 senses this bus shortly after the release of the Reset signal and configures the Expansion ROM Base Address register and the memory cycle state machines for the appropriate conditions.

The external memory interface works with a variety of ROM sizes and speeds. An example set of interface drawings is in Appendix B, "External Memory Interface Diagram Examples".

The SYM53C896 supports a variety of sizes and speeds of expansion ROM, using pull-down resistors on the MAD[3:0] pins. The encoding of pins MAD[3:1] allows the user to define how much external memory is available to the SYM53C896. Table 2.7 shows the memory space

associated with the possible values of MAD[3:1]. The MAD[3:1] pins are fully described in Chapter 3, "Signal Descriptions".

Table 2.7 Parallel ROM Support

MAD[3:1]	Available Memory Space
000	16 Kbytes
001	32 Kbytes
010	64 Kbytes
011	128 Kbytes
100	256 Kbytes
101	512 Kbytes
110	1024 Kbytes
111	no external memory present

To use one of the configurations mentioned above in a host adapter board design, put 4.7 k $\Omega$  pull-up resistors on the MAD pins corresponding to the available memory space. For example, to connect to a 64 Kbytes external ROM, use a pull-up on MAD[2]. If the external memory interface is not used, MAD[3:1] should be pulled high.

Note: There are internal pull-downs on all of the MAD bus signals.

The SYM53C896 allows the system to determine the size of the available external memory using the Expansion ROM Base Address register in the PCI configuration space. For more information on how this works, refer to the PCI specification or the Expansion ROM Base Address register description in Chapter 4, "Registers".

MAD[0] is the slow ROM pin. When pulled up, it enables two extra clock cycles of data access time to allow use of slower memory devices. The external memory interface also supports updates to flash memory.

### 2.4 Serial EEPROM Interface

The SYM53C896 implements an interface that allows attachment of a serial EEPROM device to the GPIO0 and GPIO1 pins for each SCSI function. There are two modes of operation relating to the serial EEPROM and the Subsystem ID and Subsystem Vendor ID registers for each SCSI function. These modes are programmable through the MAD[7] pin which is sampled at power-up or hard reset.

#### 2.4.1 Default Download Mode

In this mode, MAD[7] is pulled down internally, GPIO0 is the serial data signal (SDA) and GPIO1 is the serial clock signal (SCL). Certain data in the serial EEPROM is automatically loaded into chip registers at power-up or hard reset.

The format of the serial EEPROM data is defined in Table 2.8. If the download is enabled and an EEPROM is not present, or the checksum fails, the Subsystem ID and Subsystem Vendor ID registers read back all zeros. At power-up or hard reset, only five bytes are loaded into the chip from locations 0xFB through 0xFF.

The Subsystem ID and Subsystem Vendor ID registers are read only, in accordance with the PCI specification, with a default value of all zeros if the download fails.

Table 2.8 Mode A Serial EEPROM Data Format

Byte	Name	Description
0xFB	SVID(0)	Subsystem Vendor ID, LSB. This byte is loaded into the least significant byte of the Subsystem Vendor ID register in the appropriate PCI configuration space at chip power-up or hard reset.
0xFC	SVID(1)	Subsystem Vendor ID, MSB. This byte is loaded into the most significant byte of the Subsystem Vendor ID register in the appropriate PCI configuration space at chip power-up or hard reset.
0xFD	SID(0)	Subsystem ID, LSB. This byte is loaded into the least significant byte of the Subsystem ID register in the appropriate PCI configuration space at chip power-up or hard reset.
0xFE	SID(1)	Subsystem ID, MSB. This byte is loaded into the most significant byte of the Subsystem ID register in the appropriate PCI configuration space at chip power-up or hard reset.
0xFF	CKSUM	Checksum. This 8-bit checksum is formed by adding, bytewise, each byte contained in locations 0x00–0x03 to the seed value 0x55, and then taking the 2s complement of the result.
0x100-EOM	UD	User Data.

#### 2.4.2 No Download Mode

When MAD[7] is pulled up through an external resistor, the automatic download is disabled and no data is automatically loaded into chip registers at power-up or hard reset. The Subsystem ID and Subsystem Vendor ID registers are read only, per the PCI specification, with a default value of 0x1000 and 0x1000 respectively.

## 2.5 Power Management

The SYM53C896 complies with the PCI Bus Power Management Interface Specification, Revision 1.1. The PCI Function Power States D0, D1, D2, and D3 are defined in that specification.

D0 is the maximum powered state, and D3 is the minimum powered state. Power state D3 is further categorized as D3hot or D3cold. A function that is powered off is said to be in the D3cold power state.

The SYM53C896 power states are independently controlled through two power state bits that are located in the PCI Configuration Space Power Management Control/Status (PMCSR) register 0x44–0x45.

Table 2.9 Power States

Configuration Register 0x44 Bits [1:0]	Power State	Function
00	D0	Maximum Power
01	D1	Disables SCSI clock
10	D2	Coma Mode
11	D3	Minimum Power

Although the PCI Bus Power Management Interface Specification does not allow power state transitions D2 to D1, D3 to D2, or D3 to D1, the SYM53C896 hardware places no restriction on transitions between power states.

The PCI Function Power States D0, D1, D2, and D3 are described below in conjunction with each SCSI function. Power state actions are separate for each function.

As the device transitions from one power level to a lower one, the attributes that occur from the higher power state level are carried over into the lower power state level. For example, D1 disables the SCSI CLK. Therefore, D2 will include this attribute as well as the attributes defined in the Power State D2 section. The PCI Function Power States - D0, D1, D2, and D3 are described below in conjunction with each SCSI function. Power state actions are separate for each function.

#### 2.5.1 Power State D0

Power state D0 is the maximum power state and is the power-up default state for each function. The SYM53C896 is fully functional in this state.

#### 2.5.2 Power State D1

Power state D1 is a lower power state than D0. A function in this state places the SYM53C896 core in the snooze mode and disables the SCSI

CLK. In the snooze mode, a SCSI reset does not generate an IRQ/ signal.

#### 2.5.3 Power State D2

Power state D2 is a lower power state than D1. A function in this state places the SYM53C896 core in the coma mode. The following PCI Configuration Space Command register enable bits are suppressed:

- I/O Space Enable
- Memory Space Enable
- Bus Mastering Enable
- SERR/Enable
- Enable Parity Error Response

Thus, the function's memory and I/O spaces cannot be accessed, and the function cannot be a PCI bus master. Furthermore, SCSI and DMA interrupts are disabled when the function is in power state D2. If the function is changed from power state D2 to power state D1 or D0, the previous values of the PCI Command register are restored. Also, any pending interrupts before the function entered power state D2 are asserted.

#### 2.5.4 Power State D3

Power state D3 is the minimum power state, which includes settings called D3hot and D3cold. D3hot allows the device to transition to D0 using software. The SYM53C896 is considered to be in power state D3cold when power is removed from the device. D3cold can transition to D0 by applying  $V_{\rm CC}$  and resetting the device.

Power state D3 is a lower power level than power state D2. A function in this state places the SYM53C896 core in the coma mode. Furthermore, the function's soft reset is continually asserted while in power state D3, which clears all pending interrupts and 3-states the SCSI bus. In addition, the function's PCI Command register is cleared. If both of the SYM53C896 functions are placed in power state D3, the Clock Quadrupler is disabled, which results in additional power savings.

# Chapter 3 Signal Descriptions

This chapter presents the SYM53C896 pin configuration and signal definitions using tables and illustrations. Figure 3.1 is the functional signal grouping. The signal descriptions begin with Table 3.2. The signal descriptions are organized into functional groups:


- Section 3.1, "Internal Pull-ups on SYM53C896 Signals"
- Section 3.2, "PCI Bus Interface Signals"
- Section 3.3, "SCSI Bus Interface Signals"
- Section 3.4, "ROM Flash and Memory Interface Signals"
- Section 3.5, "Test Interface Signals"
- Section 3.6, "Power and Ground Signals"
- Section 3.7, "MAD Bus Programming"

The PCI Interface signals are divided into the following functional groups: System Signals, Address and Data Signals, Interface Control Signals, Arbitration Signals, Error Reporting Signals, Interrupt Signals, SCSI Function A GPIO Signals, and SCSI Function B GPIO Signals.

The SCSI Bus Interface signals are divided into SCSI Function A Signals, and SCSI Function B Signals groups.

A slash (/) at the end of a signal name indicates that the active state occurs when the signal is at a low voltage. When the slash is absent, the signal is active at a high voltage.

Figure 3.1 SYM53C896 Functional Signal Grouping



#### There are five signal type definitions:

- I Input, a standard input-only signal.
- Output, a standard output driver (typically a Totem Pole Output).
- I/O Input and output (bidirectional).
- **T/S** 3-state, a bidirectional, 3-state input/output signal.
- **S/T/S** Sustained 3-state, an active low 3-state signal owned and driven by one and only one agent at a time.

## 3.1 Internal Pull-ups on SYM53C896 Signals

Several SYM53C896 signals use internal pull-ups and pull-downs. The following table describes the conditions that enable these pull-ups and pull-downs.

Table 3.1 SYM53C896 Internal Pull-ups and Pull-downs

Pin Name	Pull-up current	Conditions for pull-up
INTA/, INTB/, ALT_INTA/, ALT_INTB/	25 μΑ	Pull-up enabled when the and-tree mode is enabled by driving TEST_RST/ low or when the IRQ mode bit (bit 3 of DCNTL, 0X3B) is cleared. <sup>1</sup>
INT_DIR, TCK, TDI, TEST_RST/, TMS	25 μΑ	Pulled up internally.
AD[63:32], C_BE[7:4], PAR64	25 μΑ	Pulled up internally if not used.
GPIO[4:0]	–25 μA	Pulled down internally when configured as inputs.
MAD[7:0]	–25 μA	Pulled down internally.
TDO, TEST_HSC	–25 μA	Pulled down internally.

<sup>1.</sup> When bit 3 of DMA Control (DCNTL) is set, the pad becomes a totem pole output pad and will drive both high and low.

## 3.2 PCI Bus Interface Signals

The PCI Bus Interface Signals section contains tables describing the signals for the following signal groups: System Signals, Address and Data Signals, Interface Control Signals, Arbitration Signals, Error Reporting Signals, Interrupt Signals, SCSI Function A GPIO Signals, and SCSI Function B GPIO Signals.

## 3.2.1 System Signals

This section describes the signals for the System Signals Group.

Table 3.2 System Signals

Name	Bump	Туре	Strength	Description
CLK	НЗ	I	N/A	Clock provides timing for all transactions on the PCI bus and is an input to every PCI device. All other PCI signals are sampled on the rising edge of CLK, and other timing parameters are defined with respect to this edge. Clock can optionally serve as the SCSI core clock, but this may effect fast SCSI-2 (or faster) transfer rates.
RST/	G1	I	N/A	Reset forces the PCI sequencer of each device to a known state. All T/S and S/T/S signals are forced to a high impedance state, and all internal logic is reset. The RST/ input is synchronized internally to the rising edge of CLK. The CLK input must be active while RST/ is active to properly reset the device.

## 3.2.2 Address and Data Signals

This section describes the signals for the Address and Data Signals group.

Table 3.3 Address and Data Signals

Name	Bump	Туре	Strength	Description
AD[63:0]	Y5, AB5, AC5, AA6, Y6, AB6, AC6, AA7, AB7, AC7, AA8, Y8, AB8, AC8, AA9, Y9, AB9, AC9, AC10, AC10, AC11, AC12, AC12, AC13, AC14, H1, J3, J4, J2, J1, K3, L4, K2, L1, L2, M1, M3, M2, N2, N1, N3, T4, T3, U1-U3, V1, V2, V4, W1, W2, W4, W3, Y1, Y2, AA1, Y3.	T/S	16 mA PCI	Physical dword <b>Address and Data</b> are multiplexed on the same PCI pins. A bus transaction consists of an address phase followed by one or more data phases. During the first clock of a transaction, AD[63:0] contain a 64-bit physical byte address. If the command is a DAC, implying a 64-bit address, AD[31:0] will contain the upper 32 bits of the address during the second clock of the transaction. During subsequent clocks, AD[63:0] contain data. PCI supports both read and write bursts. AD[7:0] define the least significant byte, and AD[63:56] define the most significant byte.
C_BE[7:0]/	AA4, AC3, AB4, AC4, K1, P1, T2, V3.	T/S	16 mA PCI	Bus Command and Byte Enables are multiplexed on the same PCI pins. During the address phase of a transaction, C_BE[3:0]/ define the bus command. If the transaction is a DAC, C_BE[3:0]/ contain the DAC command and C_BE[7:4]/ define the bus command. C_BE[3:0]/ define the bus command during the second clock of the transaction. During the data phase, C_BE[7:0]/ are used as byte enables. The byte enables determine which byte lanes carry meaningful data. C_BE[0]/ applies to byte 0, and C_BE[7]/ to byte 7.
PAR	T1	T/S	16 mA PCI	Parity is the even parity bit that protects the AD[31:0] and C_BE[3:0]/ lines. During the address phase, both the address and command bits are covered. During data phase, both data and byte enables are covered.

Table 3.3 Address and Data Signals (Cont.)

Name	Bump	Туре	Strength	Description
PAR64	AA5	T/S	16 mA PCI	Parity64 is the even parity bit that protects the AD[63:32] and C_BE[7:4]/ lines. During address phase, both the address and command bits are covered. During data phase, both data and byte enables are covered.

## 3.2.3 Interface Control Signals

This section describes the signals for the Interface Control Signals group.

Table 3.4 Interface Control Signals

Name	Bump	Туре	Strength	Description
ACK64/	AB1	S/T/S	16 mA PCI	Acknowledge 64-bit transfer is driven by the current bus target to indicate its ability to transfer 64-bit data.
REQ64/	AA2	S/T/S	16 mA PCI	Request 64-bit transfer is driven by the current bus master to indicate a request to transfer 64-bit data.
FRAME/	P2	S/T/S	16 mA PCI	<b>Cycle Frame</b> is driven by the current master to indicate the beginning and duration of an access. FRAME/ is asserted to indicate that a bus transaction is beginning. While FRAME/ is deasserted, either the transaction is in the final data phase or the bus is idle.
TRDY/	P3	S/T/S	16 mA PCI	Target Ready indicates the target agent's (selected device's) ability to complete the current data phase of the transaction. TRDY/ is used with IRDY/. A data phase is completed on any clock when used with IRDY/. A data phase is completed on any clock when both TRDY/ and IRDY/ are sampled asserted. During a read, TRDY/ indicates that valid data is present on AD[31:0]. During a write, it indicates that the target is prepared to accept data. Wait cycles are inserted until both IRDY/ and TRDY/ are asserted together.
IRDY/	N4	S/T/S	16 mA PCI	Initiator Ready indicates the initiating agent's (bus master's) ability to complete the current data phase of the transaction. IRDY/ is used with TRDY/. A data phase is completed on any clock when both IRDY/ and TRDY/ are sampled asserted. During a write, IRDY/ indicates that valid data is present on AD[31:0]. During a read, it indicates that the master is prepared to accept data. Wait cycles are inserted until both IRDY/ and TRDY/ are asserted together.

Table 3.4 Interface Control Signals (Cont.)

Name	Bump	Туре	Strength	Description
STOP/	R2	S/T/S	16 mA PCI	<b>Stop</b> indicates that the selected target is requesting the master to stop the current transaction.
DEVSEL/	R1	S/T/S	16 mA PCI	<b>Device Select</b> indicates that the driving device has decoded its address as the target of the current access. As an input, it indicates to a master whether any device on the bus has been selected.
IDSEL	L3	I	N/A	Initialization Device Select is used as a chip select in place of the upper 24 address lines during configuration read and write transactions.

## 3.2.4 Arbitration Signals

This section describes the signals for the Arbitration Signals group.

**Table 3.5 Arbitration Signals** 

Name	Bump	Туре	Strength	Description
REQ/	H2	0	16 mA PCI	Request indicates to the system arbiter that this agent desires use of the PCI bus. This is a point-to-point signal. Both SCSI functions share the REQ/ signal.
GNT/	H4	I	N/A	<b>Grant</b> indicates to the agent that access to the PCI bus has been granted. This is a point-to-point signal. Both SCSI functions share the GNT/ signal.

## 3.2.5 Error Reporting Signals

This section describes the signals for the Error Reporting Signals group.

Table 3.6 Error Reporting Signals

Name	Bump	Туре	Strength	Description
PERR/	R4	S/T/S	16 mA PCI	Parity Error may be pulsed active by an agent that detects a data parity error. PERR/ can be used by any agent to signal data corruption. However, on detection of a PERR/ pulse, the central resource may generate a nonmaskable interrupt to the host CPU, which often implies the system is unable to continue operation once error processing is complete.
SERR/	R3	0	16 mA PCI	System Error is an open drain output used to report address parity errors as well as critical errors other than parity.

## 3.2.6 Interrupt Signals

This section describes the Interrupt Signals group.

Table 3.7 Interrupt Signals

Name <sup>1</sup>	Bump	Туре	Strength	Description
INTA/	F4	0	16 mA PCI	Interrupt Function A. This signal, when asserted low, indicates an interrupting condition in SCSI Function A and that service is required from the host CPU. The output drive of this pin is open drain. If the SCSI Function B interrupt is rerouted at power-up using the INTA/ enable sense resistor (pull-up on MAD[4]), this signal indicates that an interrupting condition has occurred in either the SCSI Function A or SCSI Function B. This interrupt pin is disabled if INT_DIR is driven low.
INTB/	F2	0	16 mA PCI	Interrupt Function B. This signal, when asserted low, indicates an interrupting condition has occurred in the SCSI Function B and that service is required from the host CPU. The output drive of this pin is open drain. This interrupt can be rerouted to INTA/ at power-up using the INTA/ enable sense resistor (pull-up on MAD[4]). This causes the SYM53C896 to program the SCSI Function B PCI Interrupt Pin register (0x3D) to 0x01. This interrupt pin is disabled if INT_DIR is driven low.
ALT_INTA/	F1	0	16 mA PCI	Alt Interrupt Function A. When asserted low, it indicates an interrupting condition has occurred in SCSI Function A. The output drive of this pin is open drain. If the SCSI Function B interrupt was rerouted at power-up using the INTA/ enable sense resistor (pull-up on MAD[4]), this signal indicates that an interrupting condition has occurred in either the SCSI Function A or SCSI Function B.
ALT_INTB/	G3	0	16 mA PCI	Alt Interrupt Function B. When asserted low, indicates an interrupting condition has occurred in SCSI Function B. The output drive of this pin is open drain. This interrupt can be rerouted to INTA/ at power-up using the INTA/ enable sense resistor (pull-up on MAD[4]). This will cause the SYM53C896 to program the Function B PCI Interrupt Pin register (0x3D) to 0x01.
INT_DIR	G2	I	N/A	Interrupt Direction. This input signal indicates whether internally generated interrupts will be presented on INTA/ and INTB/. If INT_DIR is high, internal interrupts will be generated on both the INTx/ pins and the ALT_INTx pin. If INT_DIR is low, the internal interrupts will be generated only on the ALT_INTx/ pin. This pin has a static pull-up.

on the ALI\_INTx/ pin. This pin has a static pull-up.

1. See Register 0x4D, SCSI Test One (STEST1) in Chapter 4, "Registers" for additional information on these signals.

## 3.2.7 SCSI Function A GPIO Signals

This section describes the signals for the SCSI Function A GPIO group.

Table 3.8 SCSI Function A GPIO Signals

Name	Bump	Туре	Strength	Description
A_GPIO0_ FETCH/	AB16	I/O	8 mA	SCSI Function A General Purpose I/O pin 0. This pin is programmable at power-up through the MAD[7] pin to serve as the data signal for the serial EEPROM interface. When GPIO_0 is not in the process of downloading EEPROM data it can be used to drive a SCSI Activity LED if bit 5 in the General Purpose Pin Control (GPCNTL) register is set. Or, it can be used to indicate that the next bus request will be an opcode fetch if bit 6 in the GPCNTL register is set.
A_GPIO1_ MASTER/	Y16	I/O	8 mA	SCSI Function A General Purpose I/O pin 1. This pin is programmable at power-up through the MAD[7] pin to serve as the clock signal for the serial EEPROM interface. When General Purpose Pin Control (GPCNTL) bit 7 is set, this pin drives low when the SYM53C896 is bus master.
A_GPIO2	AA16	I/O	8 mA	SCSI Function A General Purpose I/O pin 2. This pin powers up as an input.
A_GPIO3	AC17	I/O	8 mA	SCSI Function A General Purpose I/O pin 3. This pin powers up as an input.
A_GPIO4	AB17	I/O	8 mA	SCSI Function A General Purpose I/O pin 4. This pin powers up as an output.

## 3.2.8 SCSI Function B GPIO Signals

This section describes the signals for the SCSI Function B GPIO group.

Table 3.9 SCSI Function B GPIO Signals

Name	Bump	Туре	Strength	Description
B_GPIO0_ FETCH/	AA14	I/O	8 mA	SCSI Function B General Purpose I/O pin 0. This pin is programmable at power-up through the MAD[7] pin to serve as the data signal for the serial EEPROM interface. When GPIO_0 is not in the process of downloading EEPROM data it can be used to drive a SCSI Activity LED if bit 5 in the General Purpose Pin Control (GPCNTL) register is set. Or, it can be used to indicate that the next bus request will be an opcode fetch if bit 6 in the GPCNTL register is set.
B_GPIO1_ MASTER/	AC15	I/O	8 mA	SCSI Function B General Purpose I/O pin 1. This pin is programmable at power-up through the MAD[7] pin to serve as the clock signal for the serial EEPROM interface. When General Purpose Pin Control (GPCNTL) bit 7 is set, this pin is driven low when the SYM53C896 is bus master.
B_GPIO2	AB15	I/O	8 mA	SCSI Function B General Purpose I/O pin 2. This pin powers up as an input.
B_GPIO3	AA15	I/O	8 mA	SCSI Function B General Purpose I/O pin 3. This pin powers up as an input.
B_GPIO4	AC16	I/O	8 mA	SCSI Function B General Purpose I/O pin 4. This pin powers up as an output.

## 3.3 SCSI Bus Interface Signals

The SCSI Bus Interface Signals section contains tables describing the signals for the following signal groups: SCSI Bus Interface Signals, SCSI Function A Signals, and SCSI Function B Signals. SCSI Function A signals and SCSI Function B signals each have a subgroup: SCSI Function A\_SCTRL Signals signals and SCSI Function B\_SCRTL Signals signals.

The following table contains signals that are common to both SCSI buses.

Table 3.10 SCSI Bus Interface Signals

Name	Bump	Туре	Strength	Description
SCLK	A21	I	N/A	SCSI Clock is used to derive all SCSI-related timings. The speed of this clock is determined by the application's requirements. In some applications, SCLK may be sourced internally from the PCI bus clock (CLK). If SCLK is internally sourced, then the SCLK pin should be tied low. For Ultra2 SCSI operations, the clock supplied to SCLK must be 40 MHz. The clock frequency will be quadrupled to create the 160 MHz clock required internally by both SCSI functions.

## 3.3.1 SCSI Function A Signals

This section describes the signals for the SCSI Function A Signals group. It is divided into two tables: SCSI Function A Signals and SCSI Function A\_SCTRL Signals.

Table 3.11 SCSI Function A Signals

Name	Bump	Туре	Strength	Description
A_SD[15:0]-	B5, C5, B4, C4,	I/O	48 mA	SCSI Function A Data and Parity.
A_SDP[1:0]-	D19, A19, D18, A18, D11, A9, D9, A8, D8, A7, C7, B6. C6, A10.		SCSI	LVD Mode: Negative half of LVD Link pair for SCSI data and parity lines.  A_SD[15:0]— are the 16-bit SCSI data bus, and A_SDP[1:0]— are the SCSI data parity lines.
				SE Mode: A_SD[15:0]– are the 16-bit SCSI data bus, and A_SDP[1:0]– are the SCSI data parity lines.
				HVD Mode: A_SD[15:0]– and A_SDP[1:0]– are the SCSI data bus.
A_SD[15:0]+	A5, D5, A4, A3,	I/O	48 mA	SCSI Function A Data and Parity.
A_SDP[1:0]+	C19, B19, C18, B18, B10, C10, B9, C9, B8, C8, B7, A6. D6, C11.		SCSI	LVD Mode: Positive half of LVD Link pair for SCSI data lines. A_SD[15:0]+ are the 16-bit data bus, and A_SDP[1:0]+ are the SCSI data parity lines.
				SE Mode: A_SD[15:0]+ and A_SDP[1:0]+ are at 0 V.
				HVD mode: A_SD[15:0]+ and A_SDP+ are driver directional control for SCSI data lines.
A_DIFFSENS	A20	I	N/A	SCSI Function A Differential Sense pin detects the present mode of the SCSI bus when connected to the DIFFSENS signal on the physical SCSI bus.
				LVD Mode: When a voltage between 0.7 V and 1.9 V is present on this pin, the SCSI Function A will operate in the LVD mode.
				SE Mode: When this pin is driven low (below 0.5 V) indicating SE bus operation, the SCSI Function A will operate in the SE mode.
				HVD Mode: When this pin is detected high (above 2.4 V) indicating a HVD bus, the SCSI Function A will 3-state its SCSI drivers. Set the DIF bit in SCSI Test Two (STEST2) to enable HVD drivers.

## 3.3.1.1 A\_SCTRL Signals

Table 3.12 SCSI Function A\_SCTRL Signals

Name	Bump	Туре	Strength	gth Description		
SCSI Function	n A Cont	rol inclu	ides the foll	owing signals:		
A_SC_D- A_SC_D+	C15 A16	I/O	48 mA SCSI	SCSI phase line, command/data.		
A_SI_O- A_SI_O+	B17 C17			SCSI phase line, input/output.		
A_SMSG- A_SMSG+	C14 A15			SCSI phase line, message.		
A_SREQ- A_SREQ+	C16 A17			Data handshake line from target device.		
A_SREQ2- A_SREQ2+	B16 D16			Data handshake line from target device. Duplicate of A_SREQ- enabled by pulling MAD[5] HIGH at reset.		
A_SACK- A_SACK+	C13 A14			Data handshake signal from the initiator device.		
A_SACK2- A_SACK2+	B13 A13			Data handshake signal from the initiator device. Duplicate of B_SACK- and B_SACK+ enabled by pulling MAD[5] HIGH at reset.		
A_SBSY- A_SBSY+	C12 A12			SCSI bus arbitration signal, busy.		
A_SATN- A_SATN+	B11 B12			SCSI Attention, the initiator is requesting a message out phase.		
A_SRST- A_SRST+	B14 D13			SCSI bus reset.		
A_SSEL- A_SSEL+	B15 D15			SCSI bus arbitration signal, select device.		
A_SSELT	D13			For all A_SCTRL Signals:		
				LVD Mode: Negative and positive halves of LVD Link signal pairs shown for SCSI Function A Control.		
				SE Mode: SCSI Function A Control signals shown. + signals are at 0 V.		
				HVD Mode: SCSI Function A Control signals shown. + signals become direction control.		

## 3.3.2 SCSI Function B Signals

This section describes the signals for the SCSI Function B Signals group. It is divided into two tables: SCSI Function B Signals and SCSI Function B\_SCRTL Signals.

Table 3.13 SCSI Function B Signals

Name	Bump	Туре	Strength	Description
B_SD[15:0]-	F21, E22, E21, D22,	I/O	48 mA	SCSI Function B Data and Parity.
B_SDP[1:0]-	Y22, W21, W22, V21, K23, L20, J23, J20, H23, H20, G23, G21. F22, L23.		SCSI	LVD Mode: Negative half of LVD Link pair for SCSI data and parity lines. B_SD[15:0]— are the 16-bit SCSI data bus, and B_SDP[1:0]— are the SCSI data parity lines.
				SE Mode: B_SD[15:0]– are the 16-bit SCSI data bus, and B_SDP[1:0]– are the SCSI data parity lines.
				HVD Mode: B_SD[15:0]– and B_SDP[1:0]– are the SCSI data bus.
B_SD[15:0]+	F20, E23, E20, D23,	I/O	48 mA	SCSI Function B Data and Parity.
B_SDP[1:0]+	AA23, Y23, W20, W23, L21, K22, K21, J22, J21, H22, H21, G22. F23, L22.		SCSI	LVD Mode: Positive half of LVD Link pair for SCSI data lines. B_SD[15:0]+ are the 16-bit data bus, and B_SDP[1:0]+ are the SCSI data parity lines.
	0,			SE Mode: B_SD[15:0]+ and B_SDP[1:0]+ are at 0 V.
				HVD mode: B_SD[15:0]+ and B_SDP[1:0]+ are driver directional control for SCSI data lines.

Table 3.13 SCSI Function B Signals (Cont.)

Name	Bump	Туре	Strength	Description
B_DIFFSENS	Y21	I	N/A	SCSI Function B Differential Sense pin detects the present mode of the SCSI bus when connected to the DIFFSENS signal on the physical SCSI bus.
				LVD Mode: When a voltage between 0.7 V and 1.9 V is present on this pin, the SCSI Function B will operate in the LVD mode.
				SE Mode: When this pin is driven low (below 0.5 V) indicating SE bus operation, the SCSI Function B will operate in the SE mode.
				HVD Mode: When this pin is detected HIGH (above 2.4 V) indicating a HVD bus, the SCSI Function B will 3-state its SCSI drivers. Set the DIF bit in STEST2 to enable HVD drivers.

Table 3.14 SCSI Function B\_SCRTL Signals

Name	Bump	Туре	Strength	Strength Description	
SCSI Function E	3 Contro	I includ	ving signals:		
B_SC_D- B_SD_D+	T20 T21	I/O	48 mA SCSI	SCSI phase line, command/data.	
B_SI_O- B_SI_O+	V22 V20			SCSI phase line, input/output.	
B_SMSG- B_SMSG+	R20 R21			SCSI phase line, message.	
B_SREQ- B_SREQ+	U21 V23			Data handshake line from target device.	
B_SREQ2- B_SREQ2+	U23 U22			Data handshake line from target device. Duplicate of B_SREQ- enabled by pulling MAD[6] HIGH at reset.	
B_SACK- B_SACK+	N20 P21			Data handshake signal from the initiator device.	
B_SACK2- B_SACK2+	P23 P22			Data handshake signal from the initiator device.  Duplicate of B_SACK- and B_SACK+ enabled by pulling MAD[6] HIGH at reset.	
B_SBSY- B_SBSY+	N23 N21			SCSI bus arbitration signal, busy.	
B_SATN- B_SATN+	M23 N22			SCSI Attention, the initiator is requesting a message out phase.	
B_SRST- B_SRST+	R23 R22			SCSI bus reset.	
B_SSEL-	T23 T22			SCSI bus arbitration signal, select device.	
B_SSEL+	122			For all B_SCRTL Signals:	
				LVD Mode: Negative and positive halves of LVD Link signal pairs shown for SCSI Function B Control.	
				SE Mode: SCSI Function B Control signals shown. + signals are at 0 V.	
				HVD Mode: SCSI Function B Control signals shown. + signals become direction control.	

## 3.4 ROM Flash and Memory Interface Signals

This section describes the signals for the ROM Flash and Memory Interface Signals group.

Table 3.15 ROM Flash and Memory Interface Signals

Name	Bump	Туре	Strength	Description	
MWE/	AC19	0	4 mA	Memory Write Enable. This pin is used as a write enable signal to an external flash memory.	
MCE/	AA18	0	4 mA	<b>Memory Chip Enable.</b> This pin is used as a chip enable signal to an external EPROM or flash memory device.	
MOE/_ TESTOUT	Y18	0	4 mA	Memory Output Enable. This pin is used as an output enable signal to an external EPROM or flash memory during read operations. It is also used to test the connectivity of the SYM53C896 signals in the "AND-tree" test mode. The MOE/_TESTOUT pin is only driven as the test out function when the ZMODE bit (Chip Control 1 (CCNTL1), bit 7) is set.	
MASO/	AC18	0	4 mA	Memory Address Strobe 0. This pin is used to late the least significant address byte (bits [7:0]) of an external EPROM or flash memory. Since the SYM53C896 moves addresses eight bits at a time, pin connects to the clock of an external bank of flip-f which are used to assemble up to a 20-bit address the external memory.	
MAS1/	AA17	0	4 mA	Memory Address Strobe 1. This pin is used to latch in the most significant address byte (bits [15:8]) of an external EPROM or flash memory. Since the SYM53C896 moves addresses eight bits at a time, this pin connects to the clock of an external bank of flip-flops which assemble up to a 20-bit address for the external memory.	
MAD[7:0]	Y19, AA19, AC20, AB20, AA20, AC22, AB21, AC23.	I/O	4 mA	Memory Address/Data Bus. This bus is used in conjunction with the memory address strobe pins and external address latches to assemble up to a 20-bit address for an external EPROM or flash memory. This bus will put out the least significant byte first and finish with the most significant bits. It is also used to write data to a flash memory or read data into the chip from external EPROM/flash memory. These pins have static pull-downs.	

# 3.5 Test Interface Signals

This section describes the signals for the Test Interface group. The table is divided into Internal Test Signals and JTAG Signals.

Table 3.16 Test Interface Signals

Name	Bump	Туре	Strength	Description
Internal Test	Signals			
TEST_HSC	C23	I	N/A	<b>Test Halt SCSI Clock.</b> For LSI Logic test purposes only. Pulled LOW internally. This signal can also cause a full chip reset.
TEST_RST/	C1	I	N/A	Test Reset. For LSI Logic test purposes only. Pulled HIGH internally.
MOE/_ TESTOUT	Y18	0	4 mA	Memory Output Enable. This pin is used as an output enable signal to an external EPROM or flash memory during read operations. It is also used to test the connectivity of the SYM53C896 signals in the "AND-tree" test mode. The MOE/_TESTOUT pin is only driven as the test out function when the ZMODE bit (Chip Control 1 (CCNTL1), bit 7) is set.
JTAG Signal	s			
TCK	D1	I	N/A	<b>Test Clock.</b> This pin provides the clock for the JTAG test logic.
TMS	E3	I	N/A	<b>Test Mode Select</b> . The signal received at TMS is decoded by the TAP controller to control JTAG test operations.
TDI	E2	I	N/A	<b>Test Data In.</b> Serial test instructions are received by the JTAG test logic at this pin.
TDO	E1	0	4 mA	Test Data Out. This pin is the serial output for test instructions and data from the JTAG test logic.
Reserved	AB14			Reserved. Not Used.

# 3.6 Power and Ground Signals

This section describes the signals for the Power and Ground Signals group.

Table 3.17 Power and Ground Signals

Name <sup>1</sup>	Bump	Туре	Strength	Description
V <sub>SS</sub>	D4, D12, D20, M4, M10–14, M20, AA3, AA21, K10–14, L10–14, C3, C21, N10–14, P10–14, Y4, Y12, Y20.	G	N/A	Ground for PCI bus drivers/receivers, SCSI bus drivers/receivers, local memory interface drivers, and other I/O pins.
V <sub>DD</sub>	D7, D10, D14, D17, G4, G20, K4, K20, P4, P20, U4, U20, Y7, Y10, Y14, Y17.	Р	N/A	Power for PCI bus drivers/receivers, SCSI bus drivers/receivers, local memory interface drivers/receivers, and other I/O pins.
V <sub>DD</sub> -Core	D3, E4, Y13, AB18.	Р	N/A	Power for core logic.
V <sub>SS</sub> -Core	D2, F3, Y15, AB19, AC21.	G	N/A	Ground for core logic.
V <sub>DD</sub> -A	C20	Р	N/A	Power for analog cells (clock quadrupler and diffsense logic).
V <sub>SS</sub> -A	B20	G	N/A	Ground for analog cells (clock quadrupler and diffsense logic).
V <sub>DD</sub> -Bias	M22	Р	N/A	Power for LVD bias current.
V <sub>DD</sub> -Bias2	A11	Р	N/A	Power for LVD bias current.

Table 3.17 Power and Ground Signals (Cont.)

Name <sup>1</sup>	Bump	Туре	Strength	Description
RBIAS	M21	I	N/A	Used to connect an external resistor to generate the bias current used by LVD Link pads. Resistor value should be 9.76 k $\Omega$ . Connect other end of resistor to V <sub>DD</sub> .
NC	A1, A2, A22, A23, B1-3, B21-23, C2, C22, D21, AB2, AB3, AC1, AC2, AA22, AB22, AB23.	N/A	N/A	These pins have no internal connection.

<sup>1.</sup> The I/O driver pad rows and digital core have isolated power supplies as indicated by the "I/O" and "CORE" extensions on their respective  $V_{SS}$  and  $V_{DD}$  names. These power and ground pins should be connected directly to the primary power and ground planes of the circuit board. Bypass capacitors of 0.01  $\mu$ F should be applied between adjacent  $V_{SS}$  and  $V_{DD}$  pairs wherever possible. Do not connect bypass capacitors between  $V_{SS}$  and  $V_{DD}$  pairs that cross power and ground bus boundaries.

# 3.7 MAD Bus Programming

The MAD[7:0] pins, in addition to serving as the address/data bus for the local memory interface, also are used to program power-up options for the chip. A particular option is programmed allowing the internal pull-down current sink to pull the pin LOW at reset or by connecting a 4.7 k $\Omega$  resistor between the appropriate MAD[x] pin and V<sub>SS</sub>. The pull-down resistors require that HC or HCT external components are used for the memory interface.

- MAD[7] Serial EEPROM programmable option. When allowed to be pulled LOW by the internal pull-down current sink, the automatic data download is enabled. When pulled HIGH by an external resistor, the automatic data download is disabled. Please see Section 2.4, "Serial EEPROM Interface" and Subsystem ID and Subsystem Vendor ID Registers in Chapter 4, "Registers" for additional information.
- MAD[6] Enable B duplicate SCSI REQ/ and ACK/ signals. When allowed to be pulled LOW by the internal pull-down current sink, the duplicate SCSI REQ/ and ACK/ signals for channel B are disabled. When pulled HIGH by an external resistor, the duplicate SCSI REQ/ and ACK/ signals for channel B are enabled.
- MAD[5] Enable A duplicate SCSI REQ/ and ACK/ signals. When allowed to be pulled LOW by the internal pull-down current sink, the duplicate SCSI REQ/ and ACK/ signals for channel A are disabled. When pulled HIGH by an external resistor, the duplicate SCSI REQ/ and ACK/ signals for channel A are enabled.
- MAD[4] INTA/ routing enable. Placing a pull-up resistor on this pin causes SCSI Function B interrupt requests to appear on the INTA/ pin, along with SCSI Function A interrupt requests, instead of on INTB/. Placing a pull-up resistor on this pin also causes the SCSI Function B Interrupt Pin register (0x3D) in PCI configuration space to be programmed to 0x01 instead of 0x02.
  - Placing no resistor on this pin causes SCSI Function B interrupt requests to appear on the INTB/ pin. Placing no resistor on this pin also causes the SCSI Function B Interrupt Pin register (0x3D) in PCI configuration space to be programmed to 0x02.
- The MAD[3:1] pins are used to set the size of the external expansion ROM device attached. Encoding for these pins is listed in Table 3.18

("0" indicates a pull-down resistor is attached, "1" indicates a pull-up resistor attached).

Table 3.18 Decode of MAD[3:1] Pins

MAD[3:1]	Available Memory Space
000	16 Kbytes
001	32 Kbytes
010	64 Kbytes
011	128 Kbytes
100	256 Kbytes
101	512 Kbytes
110	1024 Kbytes
111	no external memory present

- The MAD[0] pin is the slow ROM pin. When pulled up, it enables two
  extra cycles of data access time to allow use of slower memory
  devices.
- All MAD pins have internal pull-down resistors.

# Chapter 4 Registers

This section contains descriptions of all SYM53C896 registers. The term "set" is used to refer to bits that are programmed to a binary one. Similarly, the term "cleared" is used to refer to bits that are programmed to a binary zero. Write any bits marked as reserved to zero; mask all information read from them. Reserved bit functions may change at any time. Unless otherwise indicated, all bits in the registers are active high, that is, the feature is enabled by setting the bit. The bottom row of every register diagram shows the default register values, which are enabled after the chip is powered on or reset.

This chapter contains the following sections:

- Section 4.1, "PCI Configuration Registers"
- Section 4.2, "SCSI Registers"
- Section 4.3, "64-Bit SCRIPTS Selectors"
- Section 4.4, "Phase Mismatch Jump Registers"

# 4.1 PCI Configuration Registers

The PCI Configuration registers are accessed by performing a configuration read/write to the device with its IDSEL pin asserted and the appropriate value in AD[10:8] during the address phase of the transaction. SCSI Function A is identified by a binary value of 0b000, and SCSI Function B by a value of 0b001. Each SCSI function contains the same register set with identical default values, except the Interrupt Pin register.

Table 4.1 shows the PCI configuration registers implemented in the SYM53C896.

All PCI-compliant devices, such as the SYM53C896, must support the Vendor ID, Device ID, Command, and Status registers. Support of other PCI-compliant registers is optional. In the SYM53C896, registers that are not supported are not writable and return all zeros when read. Only those registers and bits that are currently supported by the SYM53C896 are described in this chapter.

Note: Reserved bits should not be accessed.

Table 4.1 PCI Configuration Register Map

31	16	15		0
Dev	ice ID	Vend	lor ID	0x00
St	atus	Com	mand	0x04
	Class Code		Revision ID (Rev ID)	0x08
Not Supported	Header Type	Latency Timer	Cache Line Size	0x0C
	Base Address	Register Zero (I/O)		0x10
	Base Address Register	One (MEMORY) bits [31:0]		0x14
	Base Address Register	One (MEMORY) bits [63:32]		0x18
	Base Address Register To	wo (SCRIPTS RAM) bits [31:	0]	0x1C
	Base Address Register Tw	o (SCRIPTS RAM)) bits [63:	32]	0x20
	Not	Supported		0x24
	R	eserved		0x28
Subsy	stem ID	Subsystem	Vendor ID	0x2C
	Expansion R	OM Base Address		0x30
	Reserved		Capabilities Pointer	0x34
	R	eserved		0x38
Max_Lat	Min_Gnt	Interrupt Pin	Interrupt Line	0x3C
Power Managemer	it Capabilities (PMC)	Next Item Pointer	Capability ID	0x40
Data	Bridge Support Extensions (PMCSR_BSE)	Power Management C	ontrol/Status (PMCSR)	0x44

Registers: 0x00-0x01 Vendor ID

Read Only




VID Vendor ID [15:0]

This 16-bit register identifies the manufacturer of the device. The Vendor ID is 0x1000.

Registers: 0x02-0x03

Device ID Read Only



DID Device ID

[15:0]

This 16-bit register identifies the particular device. The SYM53C896 Device ID is 0x000B.

Registers: 0x04-0x05

Command Read/Write

15						9	8	7	6	5	4	3	2	1	0
			R				SE	R	EPER	R	WIE	R	EBM	EMS	EIS
х	х	х	х	х	х	х	0	х	0	Х	0	Х	0	0	0

The Command register provides coarse control over a device's ability to generate and respond to PCI cycles. When a zero is written to this register, the SYM53C896 is logically disconnected from the PCI bus for all accesses except configuration accesses.

R	Reserved	[15:9]
---	----------	--------

#### SE SERR/ Enable

8

This bit enables the SERR/ driver. SERR/ is disabled when this bit is cleared. The default value of this bit is zero. This bit and bit 6 must be set to report address parity errors.

## R Reserved 7

## EPER Enable Parity Error Response

This bit allows the SYM53C896 to detect parity errors on the PCI bus and report these errors to the system. Only data parity checking is enabled and disabled with this bit. The SYM53C896 always generates parity for the PCI bus.

R Reserved 5

#### WIE Write and Invalidate Enable 4

This bit allows the SYM53C896 to generate write and invalidate commands on the PCI bus. The WIE bit in the DMA Control (DCNTL) register must also be set for the device to generate write and invalidate commands.

R Reserved 3

#### EBM Enable Bus Mastering

This bit controls the ability of the SYM53C896 to act as a master on the PCI bus. A value of zero disables this device from generating PCI bus master accesses. A value of one allows the SYM53C896 to behave as a bus master. The device must be a bus master in order to fetch SCRIPTS instructions and transfer data.

2

#### EMS Enable Memory Space 1

This bit controls the ability of the SYM53C896 to respond to Memory space accesses. A value of zero disables the device response. A value of one allows the SYM53C896 to respond to Memory Space accesses at the address range specified by the Base Address Register One (MEMORY) and Base Address Register Two (SCRIPTS RAM) registers in the PCI configuration space.

#### EIS Enable I/O Space 0

This bit controls the SYM53C896 response to I/O space accesses. A value of zero disables the device response. A value of one allows the SYM53C896 to respond to I/O Space accesses at the address range specified by the Base Address Register Zero (I/O) register in the PCI configuration space.

Registers: 0x06-0x07

Status Read/Write

15	14	13	12	11	10	9	8	7		5	4	3			0
DPE	SSE	RMA	RTA	R	DT[	1:0]	DPR		R		NC		F	₹	
0	0	0	0	Х	0	0	0	Х	х	х	1	Х	Х	Х	х

Reads to this register behave normally. Writes are slightly different in that bits can be cleared, but not set. A bit is cleared whenever the register is written, and the data in the corresponding bit location is a one. For instance, to clear bit 15 and not affect any other bits, write the value 0x8000 to the register.

#### DPE **Detected Parity Error (from Slave)** 15

This bit is set by the SYM53C896 whenever it detects a data parity error, even if data parity error handling is disabled.

#### SSE Signaled System Error

14 This bit is set whenever the device asserts the SERR/ signal.

#### **RMA** Received Master Abort (from Master)

A master device should set this bit whenever its transaction (except for Special Cycle) is terminated with Master Abort.

#### **RTA** Received Target Abort (from Master)

A master device should set this bit whenever its transaction is terminated by target abort.

#### R Reserved 11

#### DT[1:0] **DEVSEL/ Timing**

[10:9]

13

12

These bits encode the timing of DEVSEL/. These are encoded as:

0b00	fast
0b01	medium
0b10	slow
0b11	reserved

These bits are read only and should indicate the slowest time that a device asserts DEVSEL/ for any bus command except Configuration Read and Configuration Write. The SYM53C896 supports a value of 0b01.

#### DPR Data Parity Error Reported

8

This bit is set when the following conditions are met:

- The bus agent asserted PERR/ itself or observed PERR/ asserted and:
- The agent setting this bit acted as the bus master for the operation in which the error occurred and;
- The Parity Error Response bit in the Command register is set.

R Reserved [7:5]

#### NC New Capabilities


[7:0]

This bit is set to indicate a list of extended capabilities such as PCI Power Management. This bit is read only.

R Reserved [3:0]

Register: 0x08
Revision ID (Rev ID)

**Read Only** 




#### RID Revision ID

This register specifies a device specific revision identifier. The upper nibble is always set to 0x0000. The lower nibble reflects the current revision level of the device.

Registers: 0x09-0x0B

Class Code Read Only



CC Class Code

[23:0]

[7:0]

This 24-bit register is used to identify the generic function of the device. The upper byte of this register is a base class code, the middle byte is a subclass code, and the lower byte identifies a specific register-level programming interface. The value of this register is 0x010000, which identifies a SCSI controller.

Register: 0x0C Cache Line Size Read/Write

7							0
			CI	LS			
0	0	0	0	0	0	0	0

#### CLS Cache Line Size

This register specifies the system cache line size in units of 32-bit words. The value in this register is used by the device to determine whether to use Write and Invalidate or Write commands for performing write cycles, and whether to use Read, Read Line, or Read Multiple commands for performing read cycles as a bus master. Devices participating in the caching protocol use this field to know when to retry burst accesses at cache line boundaries. These devices can ignore the PCI cache support lines (SDONE and SB0/) when this register is set to 0. If this register is programmed to a number which is not a power of 2, the device will not use PCI performance commands to perform data transfers.

## Register: 0x0D Latency Timer Read/Write

7							0
			Ľ	.T			
0	0	0	0	0	0	0	0

#### LT Latency Timer


[7:0]

The Latency Timer register specifies, in units of PCI bus clocks, the value of the Latency Timer for this PCI bus master. The SCSI functions of the SYM53C896 support this timer. All eight bits are writable, allowing latency values of 0–255 PCI clocks. Use the following equation to calculate an optimum latency value for the SCSI functions of the SYM53C896.

Latency = 2 + (Burst Size x (typical wait states + 1))

Values greater than optimum are also acceptable.

Register: 0x0E Header Type Read Only



HT Header Type

[7:0]

This 8-bit register identifies the layout of bytes 0x10 through 0x3F in configuration space and also whether or not the device contains multiple functions. Since the SYM53C896 is a multifunction controller the value of this register is 0x80.

Register: 0x0F Not Supported Registers: 0x10-0x13

Base Address Register Zero (I/O)

Read/Write



#### BAR0 Base Address Register Zero - I/O

[31:0]

This base address register is used to map the operating register set into I/O space. The SYM53C896 requires 256 bytes of I/O space for this base address register. It has bit zero hardwired to one. Bit 1 is reserved and returns a zero on all reads, and the other bits are used to map the device into I/O space. For detailed information on the operation of this register, refer to the PCI 2.1 specification.

Registers: 0x14-0x1B

**Base Address Register One (MEMORY)** 

Read/Write



#### BAR1 Base Address Register One

[63:0]

This base address register maps SCSI operating registers into memory space. This device requires 1024 bytes of address space for this base register. This register has bits [9:0] hardwired to 0b0000000100. The default value of this register is 0x000000000000004. For detailed information on the operation of this register, refer to the PCI 2.1 specification.

Registers: 0x1C-0x23

Base Address Register Two (SCRIPTS RAM)

Read/Write

63																															32
															ВА	R2															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
31																															0
															ВА	R2															
0	$\Gamma_{\Lambda}$		_		0	٥	0	0	0	_	0	0	0	0	0	0	0	0	0	0	0	0	0		0		0	_	1	0	

#### BAR2 Base Address Register Two

[63:0]

The SYM53C896 requires 8192 bytes of address space for this base register. This register has bits [12:0] hardwired to 0b00000000000000.

For detailed information on the operation of this register, refer to the PCI 2.1 specification.

Registers: 0x24-0x27

**Not Supported** 

Registers: 0x28-0x2B

Reserved

## Registers: 0x2C-0x2D Subsystem Vendor ID Read Only

15															0
							SV	/ID							
If MA	D[7] I	s HIG	Н												
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
If MA	D[7] i	s LOV	٧												
х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

#### SVID Subsystem Vendor ID

[15:0]

This 16-bit register is used to uniquely identify the vendor manufacturing the add-in board or subsystem where this PCI device resides. It provides a mechanism for an add-in card vendor to distinguish its cards from another vendor's cards, even if the cards have the same PCI controller installed on them (and therefore the same Vendor ID and Device ID).

If the external serial EEPROM interface is enabled (MAD[7] LOW), this register is automatically loaded at power-up from the external serial EEPROM and will contain the value downloaded from the serial EEPROM or a value of 0x0000 if the download fails.

If the external serial EEPROM interface is disabled (MAD[7] HIGH), this register returns a value of 0x1000. The 16-bit value that should be stored in the external serial EEPROM for this register is the vendor's PCI Vendor ID and must be obtained from the PCI Special Interest Group (SIG). Please see Section 2.4, "Serial EEPROM Interface" for more information on downloading a value for this register.

## Registers: 0x2E-0x2F

Subsystem ID Read Only

15															0
							S	ID							
If MA	D[7] I	s HIG	Н												
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
If MA	D[7] i	s LOV	٧												
х	х	х	х	х	х	Х	х	Х	х	х	х	х	х	х	х

#### SID Subsystem ID

[15:0]

This 16-bit register is used to uniquely identify the add-in board or subsystem where this PCI device resides. It provides a mechanism for an add-in card vendor to distinguish its cards from one another even if the cards have the same PCI controller installed on them (and therefore the same Vendor ID and Device ID).

If the external serial EEPROM interface is enabled (MAD[7] is LOW), this register is automatically loaded at power-up from the external serial EEPROM and will contain the value downloaded from the serial EEPROM or a value of 0x0000 if the download fails.

If the external serial EEPROM is disabled (MAD[7] pulled HIGH), the register returns a value of 0x1000. The 16-bit value that should be stored in the external serial EEPROM is vendor specific. Please see Section 2.4, "Serial EEPROM Interface" for additional information on downloading a value for this register.

Registers: 0x30-0x33
Expansion ROM Base Address
Read/Write



#### ERBA Expansion ROM Base Address

[31:0]

This four-byte register handles the base address and size information for the expansion ROM. It functions exactly

like the Base Address Register Zero (I/O) and Base Address Register One (MEMORY) registers, except that the encoding of the bits is different. The upper 21 bits correspond to the upper 21 bits of the expansion ROM base address.


The expansion ROM Enable bit, bit 0, is the only bit defined in this register. This bit is used to control whether or not the device accepts accesses to its expansion ROM. When the bit is set, address decoding is enabled, and a device is used with or without an expansion ROM depending on the system configuration. To access the external memory interface, also set the Memory Space bit in the Command register.

The host system detects the size of the external memory by first writing the Expansion ROM Base Address register with all ones and then reading back the register. The SCSI functions of the SYM53C896 respond with zeros in all don't care locations. The ones in the remaining bits represent the binary version of the external memory size. For example, to indicate an external memory size of 32 Kbytes, this register, when written with ones and read back, returns ones in the upper 17 bits.

The size of the external memory is set through MAD[3:1]. Please see Section 3.7, "MAD Bus Programming" for the possible size encodings available.

Register: 0x34 **Capabilities Pointer** 

Read Only



#### CP Capabilities Pointer

[7:0]

This register indicates that the first extended capability register is located at offset 0x40 in the PCI Configuration.

Registers: 0x35-0x3B

Reserved

## Register: 0x3C Interrupt Line Read/Write

7							0
			ı	L	·		
0	0	0	0	0	0	0	0

#### IL Interrupt Line

[7:0]

This register is used to communicate interrupt line routing information. POST software writes the routing information into this register as it configures the system. The value in this register tells which input of the system interrupt controller(s) the device's interrupt pin is connected to. Values in this register are specified by system architecture.

Register: 0x3D Interrupt Pin Read Only

7							0			
IP										
SCSI Function A										
0	0	0	0	0	0	0	1			
SCSI Func	tion B if MA	AD[4] pulled	LOW							
0	0	0	0	0	0	1	0			
SCSI Function B if MAD[4] pulled HIGH										
0	0	0	0	0	0	0	1			

#### IP Interrupt Pin

[7:0]

This register is unique to each SCSI function. It tells which interrupt pin the device uses. Its value is set to 0x01 for the Function A (INTA/) signal, and 0x02 for the Function B (INTB/) signal at power-up if MAD[4] is pulled LOW. The Function B value is set to 0x01 (INTA/) if MAD[4] is pulled HIGH.

Note:

Please see Section 3.7, "MAD Bus Programming" for additional information.

Register: 0x3E

Min\_Gnt Read Only

7							0			
	MG									
0	0 0 0 1 0 0									

MG Min\_Gnt [7:0]

This register is used to specify the desired settings for latency timer values. Min\_Gnt is used to specify how long a burst period the device needs. The value specified in these registers is in units of 0.25 microseconds. The SYM53C896 sets this register to 0x11.

Register: 0x3F

Max\_Lat Read Only

7							0		
	ML								
0	1	0	0	0	0	0	0		

ML Max\_Lat [7:0]

This register is used to specify the desired settings for latency timer values. Max\_Lat is used to specify how often the device needs to gain access to the PCI bus. The value specified in these registers is in units of 0.25 microseconds. The SYM53C896 SCSI function sets this register to 0x40.

Register: 0x40
Capability ID
Read Only

7							0			
	CID									
0	0 0 0 0 0 0 0									

CID Cap\_ID

[7:0]

This register indicates the type of data structure currently being used. It is set to 0x01, indicating the Power Management Data Structure.

Register: 0x41
Next Item Pointer

**Read Only** 

7							0		
NIP									
0	0	0	0	0	0	0	0		

#### NIP Next\_Item\_Ptr

[7:0]

Bits [7:0] contain the offset location of the next item in the function's capabilities list. The SYM53C896 has these bits set to zero indicating no further extended capabilities registers exist.

# Registers: 0x42-0x43

Power Management Capabilities (PMC)

**Read Only** 

15				11	10	9	8		6	5	4	3	2		0
	PMES				D2S	D1S		AUXC	;	DSI	R	PMEC	V	ER[2:	[0
0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0

#### PMES PME Support

[15:11]

Bits [15:11] define the power management states in which the SYM53C896 will assert the PME pin. These bits are all set to zero because the SYM53C896 does not provide a PME signal.

D2S D2\_Support

10

The SYM53C896 sets this bit to indicate support for power management state D2.

D1S D1\_Support

9

The SYM53C896 sets this bit to indicate support for power management state D1.

AUXC Aux Current

[8:6]

The SYM53C896 always returns zeros. This feature is not supported.

DSI Device Specific Initialization

5

This bit is cleared to indicate that the SYM53C896 requires no special initialization before the generic class device driver is able to use it.

R Reserved

4

PMEC PME Clock

3

Bit 3 is cleared because the SYM53C896 does not provide a PME pin.

VER[2:0] Version

[2:0]

These three bits are set to 0b010 to indicate that the SYM53C896 complies with Revision 1.1 of the PCI Power Management Interface Specification.

## Registers: 0x44-0x45

Power Management Control/Status (PMCSR)

Read/Write

15	14	13	12			9	8	7					2		0
PST	DSC	L[1:0]		DSL	T[3:0	]	PEN				R			PWS	[1:0]
0	0	0	0	0	0	0	0	х	х	х	х	Х	х	0	0

PST PME Status

15

The SYM53C896 always returns a zero for this bit, indicating that PME signal generation is not supported from D3cold.

DSCL[1:0] Data\_Scale

[14:13]

The SYM53C896 does not support the data register. Therefore, these two bits are always cleared.

DSLT[3:0] Data\_Select [12:9]

The SYM53C896 does not support the data register. Therefore, these four bits are always cleared.

PEN PME Enable 8

The SYM53C896 always returns zero for this bit to indicate that PME assertion is disabled.

R Reserved [7:2]

PWS[1:0] Power State

Bits [1:0] are used to determine the current power state of the SYM53C896. They are used to place the SYM53C896 in a new power state. Power states are defined as:

[1:0]


0b00 D0 0b01 D1 0b10 D2 0b11 D3 hot

See the Section 2.5, "Power Management" for descriptions of the Power Management States.

Register: 0x46

**Bridge Support Extensions (PMCSR\_BSE)** 

**Read Only** 



BSE Bridge Support Extensions [7:0]

This register indicates PCI Bridge specific functionality. The SYM53C896 always returns 0x00.

Register: 0x47

Data

**Read Only** 

7							0			
	DATA									
0	0 0 0 0 0 0 0									

DATA Data [7:0]

This register provides an optional mechanism for the function to report state-dependent operating data. The SYM53C896 always returns 0x00.

# 4.2 SCSI Registers

The control registers for the SCSI core are directly accessible from the PCI bus using Memory or I/O mapping. Each SCSI function has the identical register set. The address map of the SCSI registers is shown in Table 4.2.

Note:

The only registers that the host CPU can access while the SYM53C896 is executing SCRIPTS are the Interrupt Status Zero (ISTAT0), Interrupt Status One (ISTAT1), Mailbox Zero (MBOX0), and Mailbox One (MBOX1) registers. Attempts to access other registers interfere with the operation of the chip. However, all operating registers are accessible with SCRIPTS. All read data is synchronized and stable when presented to the PCI bus.

Table 4.2 SCSI Register Map

31	16	15		0						
SCNTL3	SCNTL2	SCNTL1	SCNTL0	0x00						
GPREG	SDID	SXFER	SCID	0x04						
SBCL	SSID	SOCL	SFBR	0x08						
SSTAT2	SSTAT1	SSTAT0	DSTAT	0x0C						
	D	SA		0x10						
MBOX1	MBOX0	ISTAT1	ISTAT0	0x14						
CTEST3	CTEST2	CTEST1	CTEST0	0x18						
	TE	EMP		0x1C						
CTEST6	CTEST5	CTEST4	DFIFO	0x20						
DCMD		DBC		0x24						
	10	NAD		0x28						
	D	SP		0x2C						
	D:	SPS		0x30						
	SCRA	ATCH A		0x34						
DCNTL	SBR	DIEN	DMODE	0x38						
	AD	DER		0x3C						
SIST1	SIST0	SIEN1	SIEN0	0x40						
GPCNTL	CTYPE	SWIDE	SLPAR	0x44						
RESPID1	RESPID0	STIME1	STIME0	0x48						
STEST3	STEST2	STEST1	STEST0	0x4C						
Reserved	STEST4	S	IDL	0x50						
CCNTL1	CCNTL0	SO	ODL	0x54						
Res	erved	SI	BDL	0x58						
		ATCH B		0x5C						
	SCRATCH C	-SCRATCH R		0x60						
		MRS		0xA0						
		/IWS		0xA4						
	S	FS		0xA8						
	D	RS		0xAC						
		BMS		0xB0						
	DE	BMS		0xB4						
	DNA	AD64		0xB8						
	Res	erved		0xBC						
		JAD1		0xC0						
	PMs	JAD2		0xC4						
		BC		0xC8						
		JA		0xCC						
	E	SA		0xD0						
		Α		0xD4						
Reserved		SBC		0xD8						
		SBC		0xDC 0xE0-0xFF						
	Reserved									

SCSI Registers 4-21

Register: 0x00

SCSI Control Zero (SCNTL0)

Read/Write

7	6	5	4	3	2	1	0
ARB	[1:0]	START	WATN	EPC	R	AAP	TRG
1	1	0	0	0	х	0	0

#### ARB[1:0] Arbitration Mode Bits 1 and 0

[7:6]

ARB1	ARB0	Arbitration Mode
0	0	Simple arbitration
0	1	Reserved
1	0	Reserved
1	Full arbitration, selection/reselection	

#### **Simple Arbitration**

- The SYM53C896 SCSI function waits for a bus free condition to occur.
- It asserts SBSY/ and its SCSI ID (contained in the SCSI Chip ID (SCID) register) onto the SCSI bus. If the SSEL/ signal is asserted by another SCSI device, the SYM53C896 SCSI function deasserts SBSY/, deasserts its ID and sets the Lost Arbitration bit (bit 3) in the SCSI Status Zero (SSTAT0) register.
- After an arbitration delay, the CPU should read the SCSI Bus Data Lines (SBDL) register to check if a higher priority SCSI ID is present. If no higher priority ID bit is set, and the Lost Arbitration bit is not set, the SYM53C896 SCSI function wins arbitration.
- Once the SYM53C896 SCSI function wins arbitration, SSEL/ must be asserted using the SCSI Output Control Latch (SOCL) for a bus clear plus a bus settle delay (1.2 μs) before a low level selection is performed.

#### Full Arbitration, Selection/Reselection

- The SYM53C896 SCSI function waits for a bus free condition.
- It asserts SBSY/ and its SCSI ID (the highest priority ID stored in the SCSI Chip ID (SCID) register) onto the SCSI bus.
- If the SSEL/ signal is asserted by another SCSI device or if the SYM53C896 SCSI function detects a higher priority ID, the SYM53C896 SCSI function deasserts SBSY, deasserts its ID, and waits until the next bus free state to try arbitration again.
- The SYM53C896 SCSI function repeats arbitration until it wins control of the SCSI bus. When it wins, the Won Arbitration bit is set in the SCSI Status Zero (SSTATO) register, bit 2.
- The SYM53C896 SCSI function performs selection by asserting the following onto the SCSI bus: SSEL/, the target's ID (stored in the SCSI Destination ID (SDID) register), and the SYM53C896's ID (stored in the SCSI Chip ID (SCID) register).
- After a selection is complete, the Function Complete bit is set in the SCSI Interrupt Status Zero (SIST0) register, bit 6.
- If a selection time-out occurs, the Selection
   Time-Out bit is set in the SCSI Interrupt Status One
   (SIST1) register, bit 2.

#### START Start Sequence

5

When this bit is set, the SYM53C896 starts the arbitration sequence indicated by the Arbitration Mode bits. The Start Sequence bit is accessed directly in low level mode. During SCSI SCRIPTS operations, this bit is controlled by the SCRIPTS processor. Do not start an arbitration sequence if the connected (CON) bit in the SCSI Control One (SCNTL1) register, bit 4, indicates that the SYM53C896 is already connected to the SCSI bus. This bit is automatically cleared when the arbitration sequence is complete. If a sequence is aborted, check bit 4 in the SCNTL1 register to verify that the SYM53C896 is not connected to the SCSI bus.

SCSI Registers 4-23

#### WATN Select with SATN/ on a Start Sequence

When this bit is set and the SYM53C896 SCSI function is in the initiator mode, the SATN/ signal is asserted during selection of a SCSI target device. This is to inform the target that the SYM53C896 SCSI function has a message to send. If a selection time-out occurs while attempting to select a target device, SATN/ is deasserted at the same time SSEL/ is deasserted. When this bit is cleared, the SATN/ signal is not asserted during selection. When executing SCSI SCRIPTS, this bit is controlled by the SCRIPTS processor, but manual setting is possible in low level mode.

#### **EPC** Enable Parity Checking

When this bit is set, the SCSI data bus is checked for odd parity when data is received from the SCSI bus in either the initiator or target mode. If a parity error is detected, bit 0 of the SCSI Interrupt Status Zero (SIST0) register is set and an interrupt may be generated.

If the SYM53C896 SCSI function is operating in the initiator mode and a parity error is detected, assertion of SATN/ is optional, but the transfer continues until the target changes phase. When this bit is cleared, parity errors are not reported.

#### R Reserved

2

#### AAP Assert SATN/ on Parity Error

When this bit is set, the SYM53C896 SCSI function automatically asserts the SATN/ signal upon detection of a parity error. SATN/ is only asserted in the initiator mode. The SATN/ signal is asserted before deasserting SACK/ during the byte transfer with the parity error. Also set the Enable Parity Checking bit for the SYM53C896 SCSI function to assert SATN/ in this manner. A parity error is detected on data received from the SCSI bus.

If the Assert SATN/ on Parity Error bit is cleared or the Enable Parity Checking bit is cleared, SATN/ is not automatically asserted on the SCSI bus when a parity error is received.

#### TRG Target Mode

0

This bit determines the default operating mode of the SYM53C896 SCSI function. The user must manually set

the target or initiator mode. This is done using the SCRIPTS language (SET TARGET or CLEAR TARGET). When this bit is set, the chip is a target device by default. When this bit is cleared, the SYM53C896 SCSI function is an initiator device by default.

Caution:

Writing this bit while not connected may cause the loss of a selection or reselection due to the changing of target or initiator modes.

Register: 0x01

SCSI Control One (SCNTL1)

Read/Write

7	6	5	4	3	2	1	0
EXC	ADB	DHP	CON	RST	AESP	IARB	SST
0	0	0	0	0	0	0	0

#### EXC Extra Clock Cycle of Data Setup

When this bit is set, an extra clock period of data setup is added to each SCSI data transfer. The extra data setup time can provide additional system design margin, though it affects the SCSI transfer rates. Clearing this bit disables the extra clock cycle of data setup time. Setting this bit only affects SCSI send operations.

6

#### ADB Assert SCSI Data Bus

When this bit is set, the SYM53C896 SCSI function drives the contents of the SCSI Output Data Latch (SODL) register onto the SCSI data bus. When the SYM53C896 SCSI function is an initiator, the SCSI I/O signal must be inactive to assert the SODL contents onto the SCSI bus. When the SYM53C896 SCSI function is a target, the SCSI I/O signal must be active to assert the SODL contents onto the SCSI bus. The contents of the SODL register can be asserted at any time, even before the SYM53C896 SCSI function is connected to the SCSI bus. Clear this bit when executing SCSI SCRIPTS. It is normally used only for diagnostic testing or operation in low level mode.

SCSI Registers 4-25

#### DHP

Disable Halt on Parity Error or ATN (Target Only)

The DHP bit is only defined for the target mode. When this bit is cleared, the SYM53C896 SCSI function halts the SCSI data transfer when a parity error is detected or when the SATN/ signal is asserted. If SATN/ or a parity error is received in the middle of a data transfer, the SYM53C896 SCSI function may transfer up to three additional bytes before halting to synchronize between internal core cells. During synchronous operation, the SYM53C896 SCSI function transfers data until there are no outstanding synchronous offsets. If the SYM53C896 SCSI function is receiving data, any data residing in the DMA FIFO is sent to memory before halting.

When this bit is set, the SYM53C896 SCSI function does not halt the SCSI transfer when SATN/ or a parity error is received.

#### CON Connected

4

This bit is automatically set any time the SYM53C896 SCSI function is connected to the SCSI bus as an initiator or as a target. It is set after the SYM53C896 SCSI function successfully completes arbitration or when it has responded to a bus initiated selection or reselection. This bit is also set after the chip wins simple arbitration when operating in low level mode. When this bit is cleared, the SYM53C896 SCSI function is not connected to the SCSI bus.

The CPU can force a connected or disconnected condition by setting or clearing this bit. This feature is used primarily during loopback mode.

#### RST Assert SCSI RST/ Signal

3

Setting this bit asserts the SRST/ signal. The SRST/ output remains asserted until this bit is cleared. The 25  $\mu$ s minimum assertion time defined in the SCSI specification must be timed out by the controlling microprocessor or a SCRIPTS loop.

#### AESP Assert Even SCSI Parity (force bad parity)

2

When this bit is set, the SYM53C896 SCSI function asserts even parity. It forces a SCSI parity error on each byte sent to the SCSI bus from the chip. If parity checking is enabled, then the SYM53C896 SCSI function checks

data received for odd parity. This bit is used for diagnostic testing and is cleared for normal operation. It is useful to generate parity errors to test error handling functions.

#### IARB Immediate Arbitration

1

Setting this bit causes the SCSI core to immediately begin arbitration once a Bus Free phase is detected following an expected SCSI disconnect. This bit is useful for multithreaded applications. The ARB[1:0] bits in SCSI Control Zero (SCNTL0) are set for full arbitration and selection before setting this bit.

Arbitration is retried until won. At that point, the SYM53C896 SCSI function holds SBSY and SSEL asserted, and waits for a select or reselect sequence. The Immediate Arbitration bit is cleared automatically when the selection or reselection sequence is completed, or times out.

An unexpected disconnect condition clears IARB with it attempting arbitration. See the SCSI Disconnect Unexpected bit (SCSI Control Two (SCNTL2), bit 7) for more information on expected versus unexpected disconnects.

It is possible to abort an immediate arbitration sequence. First, set the Abort bit in the Interrupt Status Zero (ISTATO) register. Then one of two things eventually happens:

- The Won Arbitration bit (SCSI Status Zero (SSTAT0) bit 2) will be set. In this case, the Immediate Arbitration bit needs to be cleared. This completes the abort sequence and disconnects the chip from the SCSI bus. If it is not acceptable to go to Bus Free phase immediately following the arbitration phase, it is possible to perform a low level selection instead.
- The abort completes because the SYM53C896 SCSI function loses arbitration. This is detected by the clearing of the Immediate Arbitration bit. Do not use the Lost Arbitration bit (SCSI Status Zero (SSTATO) bit 3) to detect this condition. In this case take no further action.

#### SST Start SCSI Transfer

0

This bit is automatically set during SCRIPTS execution and should not be used. It causes the SCSI core to begin a SCSI transfer, including SREQ/ and SACK/ handshaking. The determination of whether the transfer

SCSI Registers 4-27

is a send or receive is made according to the value written to the I/O bit in SCSI Output Control Latch (SOCL). This bit is self-clearing. Do not set it for low level operation.

Caution:

Writing to this register while not connected may cause the loss of a selection/reselection by clearing the Connected bit.

Register: 0x02

SCSI Control Two (SCNTL2)

Read/Write

7	6	5	4	3	2	1	0
SDU	CHM	SLPMD	SLPHBEN	WSS	VUE0	VUE1	WSR
0	0	0	0	0	0	0	0

#### SDU SCSI Disconnect Unexpected

7

This bit is valid in the initiator mode only. When this bit is set, the SCSI core is not expecting the SCSI bus to enter the Bus Free phase. If it does, an unexpected disconnect error is generated (see the Unexpected Disconnect bit in the SCSI Interrupt Status Zero (SISTO) register, bit 2). During normal SCRIPTS mode operation, this bit is set automatically whenever the SCSI core is reselected, or successfully selects another SCSI device. The SDU bit should be cleared with a register write (Move 0x00 To SCSI Control Two (SCNTL2)) before the SCSI core expects a disconnect to occur, normally prior to sending an Abort, Abort Tag, Bus Device Reset, Clear Queue or Release Recovery message, or before deasserting SACK/ after receiving a Disconnect command or Command Complete message.

#### CHM Chained Mode

6

This bit determines whether or not the SCSI core is programmed for chained SCSI mode. This bit is automatically set by the Chained Block Move (CHMOV) SCRIPTS instruction and is automatically cleared by the Block Move SCRIPTS instruction (MOVE).

Chained mode is primarily used to transfer consecutive wide data blocks. Using chained mode facilitates partial receive transfers and allows correct partial send behavior. When this bit is set and a data transfer ends on an odd byte boundary, the SYM53C896 SCSI function stores the last byte in the SCSI Wide Residue (SWIDE) register during a receive operation, or in the SCSI Output Data Latch (SODL) register during a send operation. This byte is combined with the first byte from the subsequent transfer so that a wide transfer is completed.

#### SLPMD SLPAR Mode

5

If this bit is cleared, the SCSI Longitudinal Parity (SLPAR) register functions as a byte-wide longitudinal parity register. If this bit is set, the SLPAR functions as a word-wide longitudinal parity function. The high or low byte of the SLPAR word is accessible through the SLPAR register. Which byte is accessible is controlled by the SLPHBEN bit.

#### SLPHBEN SLPAR High Byte Enable

4

If this bit is cleared, the low byte of the SLPAR word is accessible through the SCSI Longitudinal Parity (SLPAR) register. If this bit is set, the high byte of the SLPAR word is present in the SLPAR register.

#### WSS Wide SCSI Send

3

When read, this bit returns the value of the Wide SCSI Send (WSS) flag. Asserting this bit clears the WSS flag. This clearing function is self-clearing.

When the WSS flag is high following a wide SCSI send operation, the SCSI core is holding a byte of "chain" data in the SCSI Output Data Latch (SODL) register. This data becomes the first low-order byte sent when married with a high-order byte during a subsequent data send transfer.

Performing a SCSI receive operation clears this bit. Also, performing any nonwide transfer clears this bit.

#### VUE0 Vendor Unique Enhancements, Bit 0

2

This bit is a read only value indicating whether the group code field in the SCSI instruction is standard or vendor unique. If cleared, the bit indicates standard group codes; if set, the bit indicates vendor unique group codes. The value in this bit is reloaded at the beginning of all asynchronous target receives.

SCSI Registers 4-29

#### VUE1 Vendor Unique Enhancement, Bit 1

This bit is used to disable the automatic byte count reload during Block Move instructions in the command phase. If this bit is cleared, the device reloads the Block Move byte count if the first byte received is one of the standard group codes. If this bit is set, the device does not reload the Block Move byte count, regardless of the group code.

#### WSR Wide SCSI Receive

0

When read, this bit returns the value of the Wide SCSI Receive (WSR) flag. Setting this bit clears the WSR flag. This clearing function is self-clearing.

The WSR flag indicates that the SCSI core received data from the SCSI bus, detected a possible partial transfer at the end of a chained or nonchained block move command, and temporarily stored the high-order byte in the SCSI Wide Residue (SWIDE) register rather than passing the byte out the DMA channel. The hardware uses the WSR status flag to determine what behavior must occur at the start of the next data receive transfer. When the flag is set, the stored data in SWIDE may be "residue" data, valid data for a subsequent data transfer, or overrun data. The byte is read as normal data by starting a data receive transfer.

Performing a SCSI send operation clears this bit. Also, performing any nonwide transfer clears this bit.

Register: 0x03

SCSI Control Three (SCNTL3)

Read/Write

7	6		4	3	2		0
USE		SCF[2:0]		EWS		CCF[2:0]	
0	0	0	0	0	0	0	0

#### USE Ultra SCSI Enable

7

Setting this bit enables Ultra SCSI or Ultra2 SCSI synchronous transfers. The default value of this bit is 0. This bit should remain cleared if the SYM53C896 is not operating in Ultra SCSI mode or faster.

When this bit is set, the signal filtering period for SREQ/ and SACK/ automatically changes to 8 ns for Ultra2 SCSI

or 15 ns for Ultra SCSI, regardless of the value of the Extend REQ/ACK Filtering bit in the SCSI Test Two (STEST2) register.

Note: Set this bit to achieve Ultra SCSI transfer rates in legacy systems that use an 80 MHz clock.

#### SCF[2:0] Synchronous Clock Conversion Factor [6:4]

These bits select a factor by which the frequency of SCLK is divided before being presented to the synchronous SCSI control logic. Write these to the same value as the Clock Conversion Factor bits below unless fast SCSI operation is desired. See the SCSI Transfer (SXFER) register description for examples of how the SCF bits are used to calculate synchronous transfer periods. See the table under the description of bits [7:5] of the SXFER register for the valid combinations.

#### EWS Enable Wide SCSI

When this bit is cleared, all information transfer phases are assumed to be eight bits, transmitted on SD[7:0]/ and SDP0/. When this bit is asserted, data transfers are done 16 bits at a time, with the least significant byte on SD[7:0]/ and SDP0/ and the most significant byte on SD[15:8]/, SDP1/. Command, Status, and Message phases are not affected by this bit.

3

#### CCF[2:0] Clock Conversion Factor [2:0]

These bits select a factor by which the frequency of SCLK is divided before being presented to the SCSI core. The synchronous portion of the SCSI core can be run at a different clock rate for fast SCSI, using the Synchronous Clock Conversion Factor bits. The bit encoding is displayed in the table below. All other combinations are reserved.

SCSI Registers 4-31

SCF2 CCF2	SCF1 CCF1	SCF0 CCF0	Factor Frequency	SCSI Clock (MHz)
0	0	0	SCLK/3	50.01–75.0
0	0	1	SCLK/1	16.67–25.0
0	1	0	SCLK/1.5	25.01–37.5
0	1	1	SCLK/2	37.51–50.0
1	0	0	SCLK/3	50.01–75.0
1	0	1	SCLK/4	75.01–80.00
1	1	0	SCLK/6	120
1	1	1	SCLK/8	160

Note:

It is important that these bits are set to the proper values to guarantee that the SYM53C896 meets the SCSI timings as defined by the ANSI specification.

Register: 0x04 SCSI Chip ID (SCID)

Read/Write

7	6	5	4	3			0
R	RRE	SRE	R	ENC[3:0]			
х	0	0	х	0	0	0	0

#### R Reserved

#### RRE Enable Response to Reselection

When this bit is set, the SYM53C896 SCSI function is enabled to respond to bus-initiated reselection at the chip ID in the Response ID Zero (RESPID0) and Response ID One (RESPID1) registers. Note that the chip does not automatically reconfigure itself to the initiator mode as a result of being reselected.

7

6

5

#### SRE Enable Response to Selection

When this bit is set, the SYM53C896 SCSI function is able to respond to bus-initiated selection at the chip ID in the Response ID Zero (RESPID0) and Response ID One (RESPID1) registers. Note that the chip does not automatically reconfigure itself to target mode as a result of being selected.

Reserved 4

#### ENC[3:0] Encoded Chip SCSI ID

[3:0]

These bits are used to store the SYM53C896 SCSI function encoded SCSI ID. This is the ID which the chip asserts when arbitrating for the SCSI bus. The IDs that the SYM53C896 SCSI function responds to when selected or reselected are configured in the Response ID Zero (RESPID0) and Response ID One (RESPID1) registers. The priority of the 16 possible IDs, in descending order is:

Highest							Lowest								
7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8

Register: 0x05 SCSI Transfer (SXFER)

Read/Write

R

7		5	4				0
	TP[2:0]		MO[4:0]				
0	0	0	0	0	0	0	0

Note: When using Table Indirect I/O commands, bits [7:0] of this register are loaded from the I/O data structure.

## TP[2:0] SCSI Synchronous Transfer Period

[7:5]

These bits determine the SCSI synchronous transfer period used by the SYM53C896 SCSI function when sending synchronous SCSI data in either the initiator or target mode. These bits control the programmable dividers in the chip.

SCSI Registers 4-33

TP2	TP1	TP0	XFERP
0	0	0	4
0	0	1	5
0	1	0	6
0	1	1	7
1	0	0	8
1	0	1	9
1	1	0	10
1	1	1	11

The synchronous transfer period the SYM53C896 should use when transferring SCSI data is determined in the following example:

The SYM53C896 is connected to a hard disk which can transfer data at 10 Mbytes/s synchronously. The SYM53C896 SCSI function's SCLK is running at 40 MHz. The synchronous transfer period (SXFERP) is found as follows:

(This SCSI synchronous core clock is determined in SCNTL3 bits [6:4], ExtCC = 1 if SCNTL1 bit 7 is asserted and the SYM53C896 is sending data. ExtCC = 0 if the SYM53C896 is receiving data.)

$$SXFERP = 100 \div 25 = 4$$

Where

SXFERP	Synchronous transfer period
SSCP	SCSI synchronous core period
SSCF	SCSI synchronous core frequency
ExtCC	Extra clock cycle of data setup

Table 4.3 Examples of Synchronous Transfer Periods and Rates for SCSI-1

CLK (MHz)	SCSI CLK ÷ SCNTL3 Bits [6:4]	XFERP	Synch. Transfer Period (ns)	Synch. Transfer Rate (Mbytes)
66.67	3	4	180	5.55
66.67	3	5	225	4.44
50	2	4	160	6.25
5	2	5	200	5
40	4	4	200	5
37.50	1.5	4	160	6.25
33.33	1.5	4	180	5.55
25	1	4	160	6.25
20	1	4	200	5
16.67	1	4	240	4.17

Table 4.4 Example Transfer Periods and Rates for Fast SCSI-2, Ultra and Ultra2

CLK (MHz)	SCSI CLK ÷ SCNTL3 Bits [6:4]	XFERP	Synch. Transfer Period (ns)	Synch. Transfer Rate (Mbytes)
160	1	4	25	40
160	2	4	50	20
160	4	4	100	10
80	1	4	50	20
50	1	4	80	12.5
50	1	4	100	10.0
40	1	4	100	10.0
37.50	1	4	106.67	9.375
33.33	1	4	120	8.33
25	1	4	160	6.25
20	1	4	200	5
16.67	1	4	240	4.17

# MO[4:0] Max SCSI Synchronous Offset

These bits describe the maximum SCSI synchronous offset used by the SYM53C896 SCSI function when transferring synchronous SCSI data in either the initiator or target mode. The following table describes the possible combinations and their relationship to the synchronous data offset used by the SYM53C896 SCSI function. These bits determine the SYM53C896 SCSI function's method of transfer for Data In and Data Out phases only. All other information transfers occur asynchronously.

[4:0]

Table 4.5 Maximum Synchronous Offset

MO4	МОЗ	MO2	MO1	MO0	Synchronous Offset
0	0	0	0	0	0-Asynchronous
0	0	0	0	1	1
0	0	0	1	0	2
0	0	0	1	1	3
0	0	1	0	0	4
0	0	1	0	1	5
0	0	1	1	0	6
0	0	1	1	1	7
0	1	0	0	0	8
0	1	0	0	1	9
0	1	0	1	0	10
0	1	0	1	1	11
0	1	1	0	0	12
0	1	1	0	1	13
0	1	1	1	0	14
0	1	1	1	1	15
1	0	0	0	0	16
1	0	0	0	1	17
1	0	0	1	0	18
1	0	0	1	1	19
1	0	1	0	0	20
1	0	1	0	1	21
1	0	1	1	0	22
1	0	1	1	1	23
1	1	0	0	0	24
1	1	0	0	1	25
1	1	0	1	0	26
1	1	0	1	1	27
1	1	1	0	0	28
1	1	1	0	1	29
1	1	1	1	0	30
1	1	1	1	1	31

Register: 0x06

SCSI Destination ID (SDID)

Read/Write

7			4	3			0	
	F	₹		ENC[3:0]				
Х	х	х	х	0	0	0	0	

R Reserved [7:4]

# ENC[3:0] Encoded Destination SCSI ID

[3:0]

Writing these bits sets the SCSI ID of the intended initiator or target during SCSI reselection or selection phases, respectively. When executing SCRIPTS, the SCRIPTS processor writes the destination SCSI ID to this register. The SCSI ID is defined by the user in a SCRIPTS Select or Reselect instruction. The value written is the binary-encoded ID. The priority of the 16 possible IDs, in descending order, is:

Highest						Lowest									
7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8

Register: 0x07

**General Purpose (GPREG)** 

Read/Write

7		5	4				0
	R				GPIO		
х	х	х	0	х	х	х	х

This register complements the GPREG register in the other SCSI function. Any reads or writes to either of these registers have the same effect, and are reflected in both registers. Reads to these two registers will always yield the same values. A write to this register will cause the data written to be output to the appropriate GPIO pin if it is set to output mode in that function's General Purpose Pin Control (GPCNTL) register. Behavior of GPIO pins, if set to output mode by both functions, is undefined.

R Reserved [7:5]

# GPIO General Purpose I/O

These bits are programmed through the General Purpose Pin Control (GPCNTL) register as inputs, outputs, or to perform special functions. As an output, these pins can be used to enable or disable external terminators. It is also possible to program these signals as live inputs and sense them through a SCRIPTS register to register Move Instruction. GPIO[3:0] default as inputs and GPIO4 defaults as an output pin. When configured as inputs, an internal pull-down is enabled.

[4:0]

LSI Logic Symbios software uses the GPIO[1:0] signals to access serial EEPROM. GPIO1 is used as a clock, with the GPIO0 pin serving as data.

LSI Logic Symbios software also reserves the use of GPIO[4:2]. If there is a need to use GPIO[4:2], please check with LSI Logic for additional information.

Register: 0x08

SCSI First Byte Received (SFBR)

Read/Write

7							0
IB							
0	0	0	0	0	0	0	0

This register contains the first byte received in any asynchronous information transfer phase. For example, when a SYM53C896 SCSI function is operating in the initiator mode, this register contains the first byte received in the Message-In, Status, and Data-In phases.

When a Block Move instruction is executed for a particular phase, the first byte received is stored in this register - even if the present phase is the same as the last phase. The first byte received value for a particular input phase is not valid until after a MOVE instruction is executed.

This register is also the accumulator for register read-modify-writes with the SCSI First Byte Received (SFBR) as the destination. This allows bit testing after an operation.

The SCSI First Byte Received (SFBR) is not writable using the CPU, and therefore not by a Memory Move. However, it can be loaded using SCRIPTS Read/Write operations. To load the SFBR with a byte stored in system memory, the byte must first be moved to an intermediate SYM53C896 SCSI function register (such as the SCRATCH register), and then to the SFBR.

This register also contains the state of the lower eight bits of the SCSI data bus during the Selection phase if the COM bit in the DMA Control (DCNTL) register is clear.

If the COM bit is cleared, do not access this register using SCRIPTS operations, as nondeterminate operations may occur. (This includes SCRIPTS Read/Write operations and conditional transfer control instructions that initialize the SCSI First Byte Received (SFBR) register.)

Register: 0x09

SCSI Output Control Latch (SOCL)

Read/Write

/	ь	5	4	3	2	1	0
REQ	ACK	BSY	SEL	ATN	MSG	C_D	I/O
0	0	0	0	0	0	0	0

REQ	Assert SCSI REQ/ Signal	7
ACK	Assert SCSI ACK/ Signal	6
BSY	Assert SCSI BSY/ Signal	5
SEL	Assert SCSI SEL/ Signal	4
ATN	Assert SCSI ATN/ Signal	3
MSG	Assert SCSI MSG/ Signal	2
C_D	Assert SCSI C_D/ Signal	1
I/O	Assert SCSI I_O/ Signal	0

This register is used primarily for diagnostic testing or programmed I/O operation. It is controlled by the SCRIPTS processor when executing SCSI SCRIPTS. SCSI Output Control Latch (SOCL) is used only when transferring data using programmed I/O. Some bits are set or cleared

when executing SCSI SCRIPTS. Do not write to the register once the SYM53C896 SCSI function starts executing normal SCSI SCRIPTS.

Register: 0x0A SCSI Selector ID (SSID)

**Read Only** 

7	6		4	3			0
VAL		R			EN	IID	
0	0	0	0	0	0	0	0

#### VAL SCSI Valid

If VAL is asserted, then the two SCSI IDs are detected on the bus during a bus-initiated selection or reselection, and the encoded destination SCSI ID bits below are valid. If VAL is deasserted, only one ID is present and the contents of the encoded destination ID are meaningless.

# R Reserved [6:4]

# ENID Encoded Destination SCSI ID

[3:0]

Reading the SCSI Selector ID (SSID) register immediately after the SYM53C896 SCSI function is selected or reselected returns the binary-encoded SCSI ID of the device that performed the operation. These bits are invalid for targets that are selected under the single initiator option of the SCSI-1 specification. This condition is detected by examining the VAL bit.

Register: 0x0B

**SCSI Bus Control Lines (SBCL)** 

Read Only

7	6	5	4	3	2	1	0
REQ	ACK	BSY	SEL	ATN	MSG	C_D	I_O
х	х	х	х	х	х	х	х

REQ	Assert SCSI REQ/ Signal	7
ACK	Assert SCSI ACK/ Signal	6
BSY	Assert SCSI BSY/ Signal	5
SEL	Assert SCSI SEL/ Signal	4
ATN	Assert SCSI ATN/ Signal	3
MSG	Assert SCSI MSG/ Signal	2
C_D	Assert SCSI C_D/ Signal	1
I_0	Assert SCSI I_O/ Signal	0

This register returns the SCSI control line status. A bit is set when the corresponding SCSI control line is asserted. These bits are not latched; they are a true representation of what is on the SCSI bus at the time the register is read. The resulting read data is synchronized before being presented to the PCI bus to prevent parity errors from being passed to the system. This register is used for diagnostic testing or operation in the low level mode.

Register: 0x0C
DMA Status (DSTAT)

Read Only

7	6	5	4	3	2	1	0
DFE	MDPE	BF	ABRT	SSI	SIR	R	IID
1	0	0	0	0	0	х	0

Reading this register clears any bits that are set at the time the register is read, but does not necessarily clear the register in case additional interrupts are pending (the SYM53C896 SCSI functions stack interrupts).

The DIP bit in the Interrupt Status Zero (ISTAT0) register is also cleared. It is possible to mask DMA interrupt conditions individually through the DMA Interrupt Enable (DIEN) register.

When performing consecutive 8-bit reads of the DMA Status (DSTAT), SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Status One (SIST1) registers (in any order), insert a delay equivalent to 12 CLK periods between the reads to ensure that the interrupts clear properly. See Chapter 2, "Functional Description" for more information on interrupts.

# DFE DMA FIFO Empty

7

This status bit is set when the DMA FIFO is empty. It is possible to use it to determine if any data resides in the FIFO when an error occurs and an interrupt is generated. This bit is a pure status bit and does not cause an interrupt.

#### MDPE Master Data Parity Error

6

This bit is set when the SYM53C896 SCSI function as a master detects a data parity error, or a target device signals a parity error during a data phase. This bit is completely disabled by the Master Parity Error Enable bit (bit 3 of Chip Test Four (CTEST4)).

#### BF Bus Fault

5

This bit is set when a PCI bus fault condition is detected. A PCI bus fault can only occur when the SYM53C896 SCSI function is bus master, and is defined as a cycle that ends with a Bad Address or Target Abort Condition.

#### ABRT Aborted

1

This bit is set when an abort condition occurs. An abort condition occurs when a software abort command is issued by setting bit 7 of the Interrupt Status Zero (ISTATO) register.

# SSI Single Step Interrupt

3

If the Single Step Mode bit in the DMA Control (DCNTL) register is set, this bit is set and an interrupt generated after successful execution of each SCRIPTS instruction.

#### SIR SCRIPTS Interrupt Instruction Received

2

This status bit is set whenever an interrupt instruction is evaluated as true.

R Reserved

1

# IID Illegal Instruction Detected

This status bit is set any time an illegal or reserved instruction opcode is detected, whether the SYM53C896 SCSI function is operating in single step mode or automatically executing SCSI SCRIPTS.

Any of the following conditions during instruction execution also sets this bit:

- The SYM53C896 SCSI function is executing a Wait Disconnect instruction and the SCSI REQ line is asserted without a disconnect occurring.
- A Block Move instruction is executed with 0x000000 loaded into the DMA Byte Counter (DBC) register, indicating there are zero bytes to move.
- During a Transfer Control instruction, the Compare Data (bit 18) and Compare Phase (bit 17) bits are set in the DMA Byte Counter (DBC) register while the SYM53C896 SCSI function is in target mode.
- During a Transfer Control instruction, the Carry Test bit (bit 21) is set and either the Compare Data (bit 18) or Compare Phase (bit 17) bit is set.
- A Transfer Control instruction is executed with the reserved bit 22 set.
- A Transfer Control instruction is executed with the Wait for Valid phase bit (bit 16) set while the chip is in target mode.
- A Load/Store instruction is issued with the memory address mapped to the operating registers of the chip, not including ROM or RAM.
- A Load/Store instruction is issued when the register address is not aligned with the memory address.
- A Load/Store instruction is issued with bit 5 in the DMA Command (DCMD) register cleared or bits 3 or 2 set.
- A Load/Store instruction when the count value in the DMA Byte Counter (DBC) register is not set at 1 to 4.
- A Load/Store instruction attempts to cross a dword boundary.

- A Memory Move instruction is executed with one of the reserved bits in the DMA Command (DCMD) register set.
- A Memory Move instruction is executed with the source and destination addresses not aligned.

Register: 0x0D

SCSI Status Zero (SSTAT0)

**Read Only** 

7	6	5	4	3	2	1	0
ILF	ORF	OLF	AIP	LOA	WOA	RST	SDP0
0	0	0	0	0	0	0	0

# ILF SIDL Least Significant Byte Full

This bit is set when the least significant byte in the SCSI Input Data Latch (SIDL) contains data. Data is transferred from the SCSI bus to the SCSI Input Data Latch register before being sent to the DMA FIFO and then to the host bus. The SCSI Input Data Latch (SIDL) register contains SCSI data received asynchronously. Synchronous data received does not flow through this register.

7

6

## ORF SODR Least Significant Byte Full

This bit is set when the least significant byte in the SCSI Output Data Register (SODR, a hidden buffer register which is not accessible) contains data. The SODR is used by the SCSI logic as a second storage register when sending data synchronously. It is not readable or writable by the user. It is possible to use this bit to determine how many bytes reside in the chip when an error occurs.

### OLF SODL Least Significant Byte Full

This bit is set when the least significant byte in the SCSI Output Data Latch (SODL) contains data. The SODL register is the interface between the DMA logic and the SCSI bus. In synchronous mode, data is transferred from the host bus to the SCSI Output Data Latch (SODL) register, and then to the SCSI Output Data Register (SODR, a hidden buffer register which is not accessible) before being sent to the SCSI bus. In asynchronous mode, data is transferred from the host bus to the SODL

register, and then to the SCSI bus. The SODR buffer register is not used for asynchronous transfers. It is possible to use this bit to determine how many bytes reside in the chip when an error occurs.

# AIP Arbitration in Progress

4

Arbitration in Progress (AIP = 1) indicates that the SYM53C896 SCSI function has detected a Bus Free condition, asserted SBSY, and asserted its SCSI ID onto the SCSI bus.

## LOA Lost Arbitration

3

When set, LOA indicates that the SYM53C896 SCSI function has detected a bus free condition, arbitrated for the SCSI bus, and lost arbitration due to another SCSI device asserting the SSEL/ signal.

### WOA Won Arbitration

2

When set, WOA indicates that the SYM53C896 SCSI function has detected a Bus Free condition, arbitrated for the SCSI bus and won arbitration. The arbitration mode selected in the SCSI Control Zero (SCNTL0) register must be full arbitration and selection to set this bit.

# RST SCSI RST/ Signal

1

This bit reports the current status of the SCSI RST/ signal, and the RST signal (bit 3) in the SCSI Control One (SCNTL1) register. This bit is not latched and may change as it is read.

# SDP0 SCSI SDP0 Parity Signal

0

This bit represents the present state of the SCSI SDP0/ parity signal. This signal is not latched and may change as it is read. Register: 0x0E

SCSI Status One (SSTAT1)

**Read Only** 

7			4	3	2	1	0
	FF[	3:0]		SDP0L	MSG	C_D	I/O
0	0	0	0	х	х	х	х

# FF[3:0] FIFO Flags

[7:4]

These four bits, along with SCSI Status Two (SSTAT2) bit 4, define the number of bytes or words that currently reside in the SYM53C896's SCSI synchronous data FIFO. These bits are not latched and they will change as data moves through the FIFO.

Table 4.6 SCSI Synchronous Data FIFO Word Count

FF4 (SSTAT2 bit 4)	FF3	FF2	FF1	FF0	Bytes or Words in the SCSI FIFO
0	0	0	0	0	0
0	0	0	0	1	1
0	0	0	1	0	2
0	0	0	1	1	3
0	0	1	0	0	4
0	0	1	0	1	5
0	0	1	1	0	6
0	0	1	1	1	7
0	1	0	0	0	8
0	1	0	0	1	9
0	1	0	1	0	10
0	1	0	1	1	11
0	1	1	0	0	12
0	1	1	0	1	13
0	1	1	1	0	14
0	1	1	1	1	15
1	0	0	0	0	16
1	0	0	0	1	17
1	0	0	1	0	18
1	0	0	1	1	19
1	0	1	0	0	20
1	0	1	0	1	21
1	0	1	1	0	22
1	0	1	1	1	23
1	1	0	0	0	24
1	1	0	0	1	25
1	1	0	1	0	26
1	1	0	1	1	27
1	1	1	0	0	28
1	1	1	0	1	29
1	1	1	1	0	30
1	1	1	1	1	31

# SDP0L Latched SCSI Parity

This bit reflects the SCSI parity signal (SDP0/), corresponding to the data latched in the SCSI Input Data Latch (SIDL). It changes when a new byte is latched into the least significant byte of the SIDL register. This bit is active high, in other words, it is set when the parity signal is active.

MSG SCSI MSG/ Signal

2

3

C\_D SCSI C\_D/ Signal

1

I/O SCSI I\_O/ Signal

0

These SCSI phase status bits are latched on the asserting edge of SREQ/ when operating in either the initiator or target mode. These bits are set when the corresponding signal is active. They are useful when operating in the low level mode.

Register: 0x0F

SCSI Status Two (SSTAT2)

**Read Only** 

7	6	5	4	3	2	1	0
ILF	ORF1	OLF1	FF4	SPL1	DIFF	LDSC	SDP1
0	0	0	0	х	х	1	х

# ILF SIDL Most Significant Byte Full

7

This bit is set when the most significant byte in the SCSI Input Data Latch (SIDL) contains data. Data is transferred from the SCSI bus to the SCSI Input Data Latch register before being sent to the DMA FIFO and then to the host bus. The SIDL register contains SCSI data received asynchronously. Synchronous data received does not flow through this register.

# ORF1 SODR Most Significant Byte Full

6

This bit is set when the most significant byte in the SCSI Output Data Register (SODR, a hidden buffer register which is not accessible) contains data. The SODR register is used by the SCSI logic as a second storage register when sending data synchronously. It is not accessible to the user. This bit is used to determine how many bytes reside in the chip when an error occurs.

# OLF1 SODL Most Significant Byte Full

This bit is set when the most significant byte in the SCSI Output Data Latch (SODL) contains data. The SODL register is the interface between the DMA logic and the SCSI bus. In synchronous mode, data is transferred from the host bus to the SODL register, and then to the SCSI Output Data Register (SODR, a hidden buffer register which is not accessible) before being sent to the SCSI bus. In asynchronous mode, data is transferred from the host bus to the SCSI Output Data Latch (SODL) register, and then to the SCSI bus. The SODR buffer register is not used for asynchronous transfers. It is possible to use this bit to determine how many bytes reside in the chip when an error occurs.

5

4

3

2

1

# FF4 FIFO Flags, Bit 4

This is the most significant bit in the SCSI FIFO Flags field, with the rest of the bits in SCSI Status One (SSTAT1). For a complete description of this field, see the definition for SSTAT1 bits [7:4].

# SPL1 Latched SCSI parity for SD[15:8]

This active HIGH bit reflects the SCSI odd parity signal corresponding to the data latched into the most significant byte in the SCSI Input Data Latch (SIDL) register.

#### DIFF Diffsens Mismatch

This bit is set when the DIFFSENS pin detects a SE or LVD SCSI operating voltage level while the SYM53C896 is operating in HVD mode (by setting the DIF bit in the SCSI Test Two (STEST2) register). If this bit is cleared, the DIFFSENS value matches the DIF bit setting.

#### LDSC Last Disconnect

This bit is used in conjunction with the Connected (CON) bit in SCSI Control One (SCNTL1). It allows the user to detect the case in which a target device disconnects, and then some SCSI device selects or reselects the SYM53C896 SCSI function. If the Connected bit is asserted and the LDSC bit is asserted, a disconnect is indicated. This bit is set when the Connected bit in SCNTL1 is off. This bit is cleared when a Block Move instruction is executed while the Connected bit in SCNTL1 is on.

# SDP1 SCSI SDP1 Parity Signal

This bit represents the present state of the SCSI SDP1/parity signal. It is unlatched and may change as it is read.

0

7

Registers: 0x10-0x13
Data Structure Address (DSA)
Read/Write

This 32-bit register contains the base address used for all table indirect calculations. The DSA register is usually loaded prior to starting an I/O, but it is possible for a SCRIPTS Memory Move to load the DSA during the I/O.

During any Memory-to-Memory Move operation, the contents of this register is preserved. The power-up value of this register is indeterminate.

Register: 0x14

Interrupt Status Zero (ISTAT0)

Read/Write

7	6	5	4	3	2	1	0
ABRT	SRST	SIGP	SEM	CON	INTF	SIP	DIP
0	0	0	0	0	0	0	0

This is the only register that is accessible by the host CPU while a SYM53C896 SCSI function is executing SCRIPTS (without interfering in the operation of the function). It is used to poll for interrupts if hardware interrupts are disabled. Read this register after servicing an interrupt to check for stacked interrupts.

# ABRT Aborted

Setting this bit aborts the current operation under execution by the SYM53C896 SCSI function. If this bit is set and an interrupt is received, clear this bit before reading the DMA Status (DSTAT) register to prevent further aborted interrupts from being generated. The sequence to abort any operation is:

- 1. Set this bit.
- 2. Wait for an interrupt.
- 3. Read the Interrupt Status Zero (ISTAT0) register.

- If the SCSI Interrupt Pending bit is set, then read the SCSI Interrupt Status Zero (SIST0) or SCSI Interrupt Status One (SIST1) register to determine the cause of the SCSI Interrupt and go back to step 2.
- If the SCSI Interrupt Pending bit is clear, and the DMA Interrupt Pending bit is set, then write 0x00 value to this register.
- Read the DMA Status (DSTAT) register to verify the aborted interrupt and to see if any other interrupting conditions have occurred.

#### SRST Software Reset

6

Setting this bit resets the SYM53C896 SCSI function. All operating registers are cleared to their respective default values and all SCSI signals are deasserted. Setting this bit does not assert the SCSI RST/ signal. This reset does not clear the ID Mode bit or any of the PCI configuration registers. This bit is not self-clearing; it must be cleared to clear the reset condition (a hardware reset also clears this bit).

# SIGP Signal Process

5

SIGP is a R/W bit that is writable at any time, and polled and reset using Chip Test Two (CTEST2). The SIGP bit is used in various ways to pass a flag to or from a running SCRIPTS instruction.

The only SCRIPTS instruction directly affected by the SIGP bit is Wait For Selection/Reselection. Setting this bit causes that instruction to jump to the alternate address immediately. The instructions at the alternate jump address should check the status of SIGP to determine the cause of the jump. The SIGP bit is usable at any time and is not restricted to the wait for selection/reselection condition.

### SEM Semaphore

4

The SCRIPTS processor may set this bit using a SCRIPTS register write instruction. An external processor may also set it while the SYM53C896 SCSI function is executing a SCRIPTS operation. This bit enables the SCSI function to notify an external processor of a predefined condition while SCRIPTS are running. The

external processor may also notify the SYM53C896 SCSI function of a predefined condition and the SCRIPTS processor may take action while SCRIPTS are executing.

### CON Connected

3

This bit is automatically set any time the SYM53C896 SCSI function is connected to the SCSI bus as an initiator or as a target. It is set after successfully completing selection or when the SYM53C896 SCSI function responds to a bus-initiated selection or reselection. It is also set after the SCSI function wins arbitration when operating in low level mode. When this bit is cleared, the SYM53C896 SCSI function is not connected to the SCSI bus.

# INTF Interrupt-on-the-Fly

2

This bit is asserted by an INTFLY instruction during SCRIPTS execution. SCRIPTS programs do not halt when the interrupt occurs. This bit can be used to notify a service routine, running on the main processor while the SCRIPTS processor is still executing a SCRIPTS program. If this bit is set, when the Interrupt Status Zero (ISTATO) register is read it is not automatically cleared. To clear this bit, write it to a one. The reset operation is self-clearing.

#### Note:

If the INTF bit is set but SIP or DIP is not set, do not attempt to read the other chip status registers. An interrupt-on-the-fly must be cleared before servicing any other interrupts indicated by SIP or DIP.

This bit must be written to one in order to clear it after it has been set.

# SIP SCSI Interrupt Pending

This status bit is set when an interrupt condition is detected in the SCSI portion of the SYM53C896 SCSI function. The following conditions cause a SCSI interrupt to occur:

- A phase mismatch (initiator mode) or SATN/ becomes active (target mode)
- An arbitration sequence completes
- A selection or reselection time-out occurs
- The SYM53C896 SCSI function is selected
- The SYM53C896 SCSI function is reselected
- A SCSI gross error occurs
- An unexpected disconnect occurs
- A SCSI reset occurs
- A parity error is detected
- The handshake-to-handshake timer is expired
- The general purpose timer is expired

To determine exactly which condition(s) caused the interrupt, read the SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Status One (SIST1) registers.

# DIP DMA Interrupt Pending

0

1

This status bit is set when an interrupt condition is detected in the DMA portion of the SYM53C896 SCSI function. The following conditions cause a DMA interrupt to occur:

- A PCI parity error is detected
- A bus fault is detected
- An abort condition is detected
- A SCRIPTS instruction is executed in single step mode
- A SCRIPTS interrupt instruction is executed
- An illegal instruction is detected

To determine exactly which condition(s) caused the interrupt, read the DMA Status (DSTAT) register.

Register: 0x15

**Interrupt Status One (ISTAT1)** 

Read/Write

7				3	2	1	0
		R			FLSH	SRUN	SI
х	х	х	х	х	0	0	0

R Reserved [7:3]

# FLSH Flushing

Reading this bit monitors if the chip is currently flushing data. If set, the chip is flushing data from the DMA FIFO. If cleared, no flushing is occurring. This bit is read only and writes will have no effect on the value of this bit.

2

1

0

# SRUN SCRIPTS Running

This bit indicates whether or not the SCRIPTS engine is currently fetching and executing SCRIPTS instructions. If this bit is set, the SCRIPTS engine is active.

If it is cleared, the SCRIPTS engine is not active.

This bit is read only and writes will have no effect on the value of this bit.

# SI SYNC\_IRQD

Setting this bit disables the INTA/ pin for Function A and the INTB/ pin for Function B. Clearing this bit enables normal operation of the INTA/ (or INTB/) pin. The function of this bit is nearly identical to bit 1 of DMA Control (DCNTL) (Register 0x3B) except that if the INTA/ (or INTB/) is already asserted and this bit is set, INT will remain asserted until the interrupt is serviced. At this point the interrupt line will be blocked for future interrupts until this bit is cleared. In addition, this bit may be read and written while SCRIPTS are executing.

Register: 0x16 Mailbox Zero (MBOX0)

Read/Write

7							0	
	MBOX0							
0	0	0	0	0	0	0	0	

## MBOX0 Mailbox Zero

[7:0]

These are general purpose bits that may be read or written while SCRIPTS are running. They also may be read or written by the SCRIPTS processor.

Note:

The host and the SCRIPTS processor code could potentially attempt to access the same mailbox byte at the same time. Using one mailbox register as a read only and the other as a write only will prevent this type of conflict.

Register: 0x17
Mailbox One (MBOX1)

Read/Write

7							0
			MB	OX1			
0	0	0	0	0	0	0	0

#### MBOX1 Mailbox One

[7:0]

These are general purpose bits that may be read or written while SCRIPTS are running. They also may be read or written by the SCRIPTS processor.

Note:

The host and the SCRIPTS processor code could potentially attempt to access the same mailbox byte at the same time. Using one mailbox register as a read only and the other as a write only will prevent this type of conflict.

Register: 0x18

Chip Test Zero (CTEST0)

Read/Write

7							0
FMT							
1	1	1	1	1	1	1	1

# FMT Byte Empty in DMA FIFO

[7:0]

These bits identify the bottom bytes in the DMA FIFO that are empty. Each bit corresponds to a byte lane in the DMA FIFO. For example, if byte lane three is empty, then FMT3 will be set. Since the FMT flags indicate the status of bytes at the bottom of the FIFO, if all FMT bits are set, the DMA FIFO is empty.

Register: 0x19

**Chip Test One (CTEST1)** 

**Read Only** 

7							0	
FFL								
0	0	0	0	0	0	0	0	

# FFL Byte Full in DMA FIFO

[7:0]

These status bits identify the top bytes in the DMA FIFO that are full. Each bit corresponds to a byte lane in the DMA FIFO. For example, if byte lane three is full then FFL3 is set. Since the FFL flags indicate the status of bytes at the top of the FIFO, if all FFL bits are set, the DMA FIFO is full.

Register: 0x1A

Chip Test Two (CTEST2) Read Only (bit 3 write)

7	6	5	4	3	2	1	0
DDIR	SIGP	CIO	СМ	PCICIE	TEOP	DREQ	DACK
0	0	х	х	0	0	0	1

#### **DDIR Data Transfer Direction**

7

This status bit indicates which direction data is being transferred. When this bit is set, the data is transferred from the SCSI bus to the host bus. When this bit is clear, the data is transferred from the host bus to the SCSI bus.

#### **SIGP Signal Process**

6

This bit is a copy of the SIGP bit in the Interrupt Status Zero (ISTATO) register (bit 5). The SIGP bit is used to signal a running SCRIPTS instruction. When this register is read, the SIGP bit in the ISTATO register is cleared.

#### CIO Configured as I/O

5

This bit is defined as the Configuration I/O Enable Status bit. This read only bit indicates if the chip is currently enabled as I/O space.

#### CM Configured as Memory

4

This bit is defined as the configuration memory enable status bit. This read only bit indicates if the chip is currently enabled as memory space.

Note:

Bits 4 and 5 may be set if the chip is mapped in both I/O and memory space. Also, bits 4 and 5 may be set if the chip is dual-mapped.

#### **PCICIE PCI Configuration Info Enable**

3

This bit controls the shadowing of the PCI Base Address Register Two (SCRIPTS RAM), PCI Base Address Register One (MEMORY), PCI Device ID, and PCI Revision ID (Rev ID) into the Scratch Register A (SCRATCHA), Memory Move Read Selector (MMRS), Scratch Register B (SCRATCHB), Memory Move Write Selector (MMWS), and SCRIPTS Fetch Selector (SFS) registers.

When it is set, MMWS contains bits [63:32] and SCRATCH B contains bits [31:0] of the RAM Base Address value from the PCI Configuration Base Address Register Two (SCRIPTS RAM).

This is the base address for the internal 8 Kbytes internal RAM. Memory Move Read Selector (MMRS) contains bits [63:32] and Scratch Register A (SCRATCHA) contains bits [31:0] of the memory mapped operating register base address. Bits [23:16] of SCRIPTS Fetch Selector (SFS) contain the PCI Revision ID (Rev ID) register value and bits [15:0] contain the PCI Device ID register value. When this bit is set, only reads to the registers are affected, writes will pass through normally.

When this bit is cleared, the SCRATCH A, MMRS, SCRATCH B, MMWS, and SFS registers return to normal operation.

#### Note:

Bit 3 is the only writable bit in this register. All other bits are read only. When modifying this register, all other bits must be written to zero. Do not execute a Read-Modify-Write to this register.

#### TEOP SCSI True End of Process

2

This bit indicates the status of the SYM53C896 SCSI function's internal TEOP signal. The TEOP signal acknowledges the completion of a transfer through the SCSI portion of the SYM53C896 SCSI function. When this bit is set, TEOP is active. When this bit is cleared, TEOP is inactive.

#### DREQ Data Request Status

1

This bit indicates the status of the SYM53C896 SCSI function's internal Data Request signal (DREQ). When this bit is set, DREQ is active. When this bit is cleared, DREQ is inactive.

# DACK Data Acknowledge Status

0

This bit indicates the status of the SYM53C896 SCSI function's internal Data Acknowledge signal (DACK/). When this bit is set, DACK/ is inactive. When this bit is cleared, DACK/ is active.

Register: 0x1B

Chip Test Three (CTEST3)

Read/Write

 7			4	3	2	1	0
	\	/		FLF	CLF	FM	WRIE
Х	х	х	х	0	0	0	1

# V Chip Revision Level

[7:4]

These bits identify the chip revision level for software purposes. It should have the same value as the lower nibble of the PCI Revision ID (Rev ID) register. These bits are read only.

#### FLF Flush DMA FIFO

3

When this bit is set, data residing in the DMA FIFO is transferred to memory, starting at the address in the DMA Next Address (DNAD) register. The internal DMAWR signal, controlled by the Chip Test Five (CTEST5) register, determines the direction of the transfer. This bit is not self-clearing; clear it once the data is successfully transferred by the SYM53C896 SCSI function.

Note: Polling of FIFO flags is allowed during flush operations.

### CLF Clear DMA FIFO

2

When this bit is set, all data pointers for the DMA FIFO are cleared. Any data in the FIFO is lost. After the SYM53C896 SCSI function successfully clears the appropriate FIFO pointers and registers, this bit automatically clears.

Note: This bit does not clear the data visible at the bottom of the FIFO.

#### FM Fetch Pin Mode

1

When set, this bit causes the FETCH/ pin to deassert during indirect and table indirect read operations. FETCH/ is only active during the opcode portion of an instruction fetch. This allows the storage of SCRIPTS in a PROM while data tables are stored in RAM.

If this bit is not set, FETCH/ is asserted for all bus cycles during instruction fetches.

This bit, when set, causes the issuing of Write and Invalidate commands on the PCI bus whenever legal. The Write and Invalidate Enable bit in the PCI Configuration Command register must also be set in order for the chip to generate Write and Invalidate commands.


Registers: 0x1C-0x1F Temporary (TEMP) Read/Write

This 32-bit register stores the Return instruction address pointer from the Call instruction. The address pointer stored in this register is loaded into the DMA SCRIPTS Pointer (DSP) register when a Return instruction is executed. This address points to the next instruction to execute. Do not write to this register while the SYM53C896 SCSI function is executing SCRIPTS.

During any Memory-to-Memory Move operation, the contents of this register are preserved. The power-up value of this register is indeterminate.

Register: 0x20 DMA FIFO (DFIFO)

Read/Write



#### BO Byte Offset Counter

[7:0]

These bits, along with bits [1:0] in the Chip Test Five (CTEST5) register, indicate the amount of data transferred between the SCSI core and the DMA core. It is used to determine the number of bytes in the DMA FIFO when an interrupt occurs. These bits are unstable while data is being transferred between the two cores. Once the chip has stopped transferring data, these bits are stable.

The DMA FIFO (DFIFO) register counts the number of bytes transferred between the DMA core and the SCSI

core. The DMA Byte Counter (DBC) register counts the number of bytes transferred across the host bus. The difference between these two counters represents the number of bytes remaining in the DMA FIFO.

The following steps determine how many bytes are left in the DMA FIFO when an error occurs, regardless of the transfer direction:

If the DFS bit (bit 5, Chip Test Five (CTEST5)) is set:

- Step 1. Subtract the ten least significant bits of the DMA Byte Counter (DBC) register from the 10-bit value of the DFBOC which is made up of the Chip Test Five (CTEST5) register (bits [1:0]) and the DMA FIFO (DFIFO) register (bits [7:0]).
- Step 2. AND the result with 0x3FF for a byte count between zero and 944.

If the DFS bit (bit 5, Chip Test Five (CTEST5)) is cleared:

- Step 1. Subtract the seven least significant bits of the DMA Byte Counter (DBC) register from the seven bit value of the DFBOC which is made up of the DMA FIFO (DFIFO) register (bits [6:0]).
- Step 2. AND the result with 0x7F for a byte count between zero and 112.

Note: If trying to calculate the total number of bytes in both the DMA FIFO and SCSI Logic, see Section 2.2.12.1, "Data Paths" in Chapter 2, "Functional Description".

Register: 0x21

Chip Test Four (CTEST4)

Read/Write

7	6	5	4	3	2		0
BDIS	FBL3	ZSD	SRTM	MPEE		FBL[2:0]	
0	0	0	0	0	0	0	0

#### BDIS Burst Disable

When set, this bit causes the SYM53C896 SCSI function to perform back to back cycles for all transfers. When this

bit is cleared, back to back transfers for opcode fetches and burst transfers for data moves are performed.

# FBL3 FIFO Byte Control

6

This bit is used with FBL[2:0]. See Bits [2:0] description in this register.

### ZSD SCSI Data High Impedance

5

Setting this bit causes the SYM53C896 SCSI function to place the SCSI data bus SD[15:0] and the parity lines SDP[1:0] in a high impedance state. In order to transfer data on the SCSI bus, clear this bit.

# SRTM Shadow Register Test Mode

4

Setting this bit allows access to the shadow registers used by Memory-to-Memory Move operations. When this bit is set, register accesses to the Temporary (TEMP) and Data Structure Address (DSA) registers are directed to the shadow copies STEMP (Shadow TEMP) and SDSA (Shadow DSA). The registers are shadowed to prevent them from being overwritten during a Memory-to-Memory Move operation. The Data Structure Address (DSA) and Temporary (TEMP) registers contain the base address used for table indirect calculations, and the address pointer for a call or return instruction, respectively. This bit is intended for manufacturing diagnostics only and should not be set during normal operations.

### MPEE Master Parity Error Enable

3

Setting this bit enables parity checking during master data phases. A parity error during a bus master read is detected by the SYM53C896 SCSI function. A parity error during a bus master write is detected by the target, and the SYM53C896 SCSI function is informed of the error by the PERR/ pin being asserted by the target. When this bit is cleared, the SYM53C896 SCSI function does not interrupt if a master parity error occurs. This bit is cleared at power-up.

FBL3	FBL2	FBL1	FBL0	DMA FIFO Byte Lane	Pins
0	Х	Х	Х	Disabled	n/a
1	0	0	0	0	D[7:0]
1	0	0	1	1	D[15:8]
1	0	1	0	2	D[23:16]
1	0	1	1	3	D[31:24]
1	1	0	0	4	D[39:32]
1	1	0	1	5	D[47:40]
1	1	1	0	6	D[53:48]
1	1	1	1	7	D[63:54]

These bits steer the contents of the Chip Test Six (CTEST6) register to the appropriate byte lane of the 64-bit DMA FIFO. If the FBL3 bit is set, then FBL2 through FBL0 determine which of eight byte lanes can be read or written. When cleared, the byte lane read or written is determined by the current contents of the DMA Next Address (DNAD) and DMA Byte Counter (DBC) registers. Each of the eight bytes that make up the 64-bit DMA FIFO is accessed by writing these bits to the proper value. For normal operation, FBL3 must equal zero.

Register: 0x22
Chip Test Five (CTEST5)

Read/Write

7	6	5	4	3	2	1	0
ADCK	BBCK	DFS	MASR	DDIR	BL2	BO[	[9:8]
0	0	0	0	0	0	0	0

# ADCK Clock Address Incrementor

Setting this bit increments the address pointer contained in the DMA Next Address (DNAD) register. The DNAD register is incremented based on the DNAD contents and the current DMA Byte Counter (DBC) value. This bit automatically clears itself after incrementing the DNAD register.

4-64

# BBCK Clock Byte Counter

Setting this bit decrements the byte count contained in the 24-bit DMA Byte Counter (DBC) register. It is decremented based on the DBC contents and the current DMA Next Address (DNAD) value. This bit automatically clears itself after decrementing the DBC register.

#### DFS DMA FIFO Size

5

6

This bit controls the size of the DMA FIFO. When clear, the DMA FIFO appears as only 112 bytes deep. When set, the DMA FIFO size increases to 944 bytes. Using an 112-byte FIFO allows software written for other SYM53C8XX family chips to properly calculate the number of bytes residing in the chip after a target disconnect. The default value of this bit is zero.

#### MASR Master Control for Set or Reset Pulses

4

This bit controls the operation of bit 3. When this bit is set, bit 3 asserts the corresponding signals. When this bit is cleared, bit 3 deasserts the corresponding signals. Do not change this bit and bit 3 in the same write cycle.

#### DDIR DMA Direction

3

Setting this bit either asserts or deasserts the internal DMA Write (DMAWR) direction signal depending on the current status of the MASR bit in this register. Asserting the DMAWR signal indicates that data is transferred from the SCSI bus to the host bus. Deasserting the DMAWR signal transfers data from the host bus to the SCSI bus.

### BL2 Burst Length Bit 2

2

This bit works with bits 6 and 7 (BL[1:0]) in the DMA Mode (DMODE), 0x38 register to determine the burst length. For complete definitions of this field, refer to the descriptions of DMODE bits 6 and 7. This bit is disabled if an 112-byte FIFO is selected by clearing the DMA FIFO Size bit.

# BO[9:8] DMA FIFO Byte Offset Counter, Bits [9:8]

[1:0]

These are the upper two bits of the DFBOC. The DFBOC consists of these bits and the DMA FIFO (DFIFO) bits [7:0].

Register: 0x23
Chip Test Six (CTEST6)

Read/Write

	7							0
DF[7:0]								
	0	0	0	0	0	0	0	0

# DF[7:0] DMA FIFO [7:0]

Writing to this register writes data to the appropriate byte lane of the DMA FIFO as determined by the FBL bits in the Chip Test Four (CTEST4) register. Reading this register unloads data from the appropriate byte lane of the DMA FIFO as determined by the FBL bits in the CTEST4 register. Data written to the FIFO is loaded into the top of the FIFO. Data read out of the FIFO is taken from the bottom. To prevent DMA data from being corrupted, this register should not be accessed before starting or restarting SCRIPTS operation. Write to this register only when testing the DMA FIFO using the Chip Test Four (CTEST4) register. Writing to this register while the test mode is not enabled produces unexpected results.

Registers: 0x24-0x26 DMA Byte Counter (DBC) Read/Write

This 24-bit register determines the number of bytes transferred in a Block Move instruction. While sending data to the SCSI bus, the counter is decremented as data is moved into the DMA FIFO from memory. While receiving data from the SCSI bus, the counter is decremented as data is written to memory from the SYM53C896 SCSI function. The DBC counter is decremented each time data is transferred on the PCI bus. It is decremented by an amount equal to the number of bytes that are transferred.

The maximum number of bytes that can be transferred in any one Block Move command is 16,777,215 bytes. The maximum value that can be loaded into the DMA Byte Counter (DBC) register is 0xFFFFFF. If the instruction is a Block Move and a value of 0x000000 is loaded into the

DBC register, an illegal instruction interrupt occurs if the SYM53C896 SCSI function is not in the target mode, Command phase.

The DMA Byte Counter (DBC) register is also used to hold the least significant 24 bits of the first dword of a SCRIPTS fetch, and to hold the offset value during table indirect I/O SCRIPTS. For a complete description see Chapter 5, "SCSI SCRIPTS Instruction Set". The power-up value of this register is indeterminate.

Register: 0x27
DMA Command (DCMD)
Read/Write

This 8-bit register determines the instruction for the SYM53C896 SCSI function to execute. This register has a different format for each instruction. For a complete description see Chapter 5, "SCSI SCRIPTS Instruction Set".

Registers: 0x28-0x2B DMA Next Address (DNAD) Read/Write

This 32-bit register contains the general purpose address pointer. At the start of some SCRIPTS operations, its value is copied from the DMA SCRIPTS Pointer Save (DSPS) register. Its value may not be valid except in certain abort conditions. The default value of this register is zero.

Registers: 0x2C-0x2F DMA SCRIPTS Pointer (DSP) Read/Write

To execute SCSI SCRIPTS, the address of the first SCRIPTS instruction must be written to this register. In normal SCRIPTS operation, once the starting address of the SCRIPTS is written to this register, SCRIPTS are automatically fetched and executed until an interrupt condition occurs.

In the single step mode, there is a single step interrupt after each instruction is executed. The DMA SCRIPTS Pointer (DSP) register does not need to be written with the next address, but the Start DMA bit (bit 2, DMA Control (DCNTL) register) must be set each time the step interrupt occurs to fetch and execute the next SCRIPTS command. When

writing this register eight bits at a time, writing the upper eight bits begins execution of SCSI SCRIPTS. The default value of this register is zero.

Registers: 0x30-0x33
DMA SCRIPTS Pointer Save (DSPS)

Read/Write

This register contains the second dword of a SCRIPTS instruction. It is overwritten each time a SCRIPTS instruction is fetched. When a SCRIPTS interrupt instruction is executed, this register holds the interrupt vector. The power-up value of this register is indeterminate.

Registers: 0x34-0x37 Scratch Register A (SCRATCHA) Read/Write

This is a general purpose, user-definable scratch pad register. Apart from CPU access, only register read/write and memory moves into the SCRATCH register alter its contents. The power-up value of this register is indeterminate.

A special mode of this register is enabled by setting the PCI Configuration Info Enable bit in the Chip Test Two (CTEST2) register. If this bit is set, the Scratch Register A (SCRATCHA) register returns bits [31:10] of the PCI Base Address Register One (MEMORY) in bits [31:10] of the SCRATCH A register when read. Bits [9:0] of SCRATCH A will always return zero in this mode. Writes to the SCRATCHA register are unaffected. Clearing the PCI Configuration Info Enable bit causes the SCRATCH A register to return to normal operation.

Register: 0x38
DMA Mode (DMODE)

Read/Write

7	6	5	4	3	2	1	0
В	L	SIOM	DIOM	ERL	ERMP	BOF	MAN
0	0	0	0	0	0	0	0

# BL Burst Length [7:6]

These bits control the maximum number of dwords transferred per bus ownership, regardless of whether the

transfers are back to back, burst, or a combination of both. This value is also independent of the width (64 or 32 bits) of the data transfer on the PCI bus. The SYM53C896 SCSI function asserts the Bus Request (REQ/) output when the DMA FIFO can accommodate a transfer of at least one burst threshold of data. Bus Request (REQ/) is also asserted during start-of-transfer and end-of-transfer cleanup and alignment, even if less than a full burst of transfers is performed. The SYM53C896 SCSI function inserts a "fairness delay" of four CLKs between burst transfers (as set in BL[2:0]) during normal operation. The fairness delay is not inserted during PCI retry cycles. This gives the CPU and other bus master devices the opportunity to access the PCI bus between bursts.

The SYM53C896 will only support burst thresholds of up to 16 dwords in the small FIFO mode. Setting the burst threshold to higher than 16 dwords in the small FIFO mode will yield unexpected results in burst lengths. The big FIFO mode can be activated by setting bit 5 of the Chip Test Five (CTEST5) register.

BL2 (CTEST5 bit 2)	BL1	BL0	Burst Length Transfers	Dwords
0	0	0	2	4
0	0	1	4	8
0	1	0	8	16
0	1	1	16	32 <sup>1</sup>
1	0	0	32	64 <sup>1</sup>
1	0	1	64	128 <sup>1</sup>
1	1	0	64	128 <sup>1</sup>
1	1	1	Reserved	Reserved

The 944 Byte FIFO must be enabled for these burst sizes.

### SIOM Source I/O-Memory Enable

5

This bit is defined as an I/O Memory Enable bit for the source address of a Memory Move or Block Move Command. If this bit is set, then the source address is in I/O space; and if cleared, then the source address is in memory space.

This function is useful for register-to-memory operations using the Memory Move instruction when a SYM53C896 SCSI function is I/O mapped. Bits 4 and 5 of the Chip Test Two (CTEST2) register are used to determine the configuration status of the SYM53C896 SCSI function.

# DIOM Destination I/O-Memory Enable

This bit is defined as an I/O Memory Enable bit for the destination address of a Memory Move or Block Move Command. If this bit is set, then the destination address is in I/O space; and if cleared, then the destination address is in memory space.

This function is useful for memory-to-register operations using the Memory Move instruction when a SYM53C896 SCSI function is I/O mapped. Bits 4 and 5 of the Chip Test Two (CTEST2) register are used to determine the configuration status of the SYM53C896 SCSI function.

#### ERL Enable Read Line

This bit enables a PCI Read Line command. If this bit is set and the chip is about to execute a read cycle other than an opcode fetch, then the command is 0b1110.

3

2

1

# **ERMP** Enable Read Multiple

If this bit is set and cache mode is enabled, a Read Multiple command is used on all read cycles when it is legal.

#### BOF Burst Opcode Fetch Enable

Setting this bit causes the SYM53C896 SCSI function to fetch instructions in burst mode. Specifically, the chip bursts in the first two dwords of all instructions using a single bus ownership. If the instruction is a Memory-to-Memory Move type, the third dword is accessed in a subsequent bus ownership. If the instruction is an indirect type, the additional dword is accessed in a subsequent bus ownership. If the instruction is a table indirect block move type, the chip accesses the remaining two dwords in a subsequent bus ownership, thereby fetching the four dwords required in two bursts of two dwords each. If prefetch is enabled, this bit has no effect. This bit also has no effect on fetches out of SCRIPTS RAM.

4-70

#### MAN Manual Start Mode

Setting this bit prevents the SYM53C896 SCSI function from automatically fetching and executing SCSI SCRIPTS when the DMA SCRIPTS Pointer (DSP) register is written. When this bit is set, the Start DMA bit in the DMA Control (DCNTL) register must be set to begin SCRIPTS execution. Clearing this bit causes the SYM53C896 SCSI function to automatically begin fetching and executing SCSI SCRIPTS when the DMA SCRIPTS Pointer (DSP) register is written. This bit normally is not used for SCSI SCRIPTS operations.

0

Register: 0x39

DMA Interrupt Enable (DIEN)

Read/Write

7	6	5	4	3	2	1	0
R	MDPE	BF	ABRT	SSI	SIR	R	IID
х	0	0	0	0	0	Х	0

R	Reserved	7
MDPE	Master Data Parity Error	6
BF	Bus Fault	5
ABRT	Aborted	4
SSI	Single Step Interrupt	3
SIR	SCRIPTS Interrupt Instruction Received	2
R	Reserved	1
IID	Illegal Instruction Detected	0

This register contains the interrupt mask bits corresponding to the interrupting conditions described in the DMA Status (DSTAT) register. An interrupt is masked by clearing the appropriate mask bit. Masking an interrupt prevents INTA/ (for Function A) or INTB/ (for Function B) from being asserted for the corresponding interrupt, but the status bit is still set in the DMA Status (DSTAT) register. Masking an interrupt does not prevent setting the Interrupt Status Zero (ISTATO) DIP. All DMA interrupts are considered fatal, therefore SCRIPTS stops running when this

condition occurs, whether or not the interrupt is masked. Setting a mask bit enables the assertion of INTA/, or INTB/, for the corresponding interrupt. (A masked nonfatal interrupt does not prevent unmasked or fatal interrupts from getting through; interrupt stacking begins when either the Interrupt Status Zero (ISTATO) SIP or DIP bit is set.)

The INTA/ and INTB/ outputs are latched. Once asserted, they remain asserted until the interrupt is cleared by reading the appropriate status register. Masking an interrupt after the INTA/, or INTB/, output is asserted does not cause deassertion of INTA/, or INTB/.

For more information on interrupts, see Chapter 2, "Functional Description".

Register: 0x3A

Scratch Byte Register (SBR)

Read/Write

This is a general purpose register. Apart from CPU access, only register read/write and memory moves into this register alter its contents. The default value of this register is zero. This register is called the DMA Watchdog Timer on previous SYM53C8XX family products.

Register: 0x3B
DMA Control (DCNTL)

Read/Write

7	6	5	4	3	2	1	0
CLSE	PFF	PFEN	SSM	IRQM	STD	IRQD	СОМ
0	0	0	0	0	0	0	0

#### **CLSE** Cache Line Size Enable

Setting this bit enables the SYM53C896 SCSI function to sense and react to cache line boundaries set up by the DMA Mode (DMODE) or PCI Cache Line Size register, whichever contains the smaller value. Clearing this bit disables the cache line size logic and the SYM53C896 SCSI function monitors the cache line size using the DMODE register.

#### PFF Prefetch Flush

Setting this bit causes the prefetch unit to flush its contents. This bit clears after the flush is complete.

#### PFEN Prefetch Enable

5

6

Setting this bit enables an 8-dword SCRIPTS instruction prefetch unit. The prefetch unit, when enabled, will fetch 8 dwords of instructions and instruction operands in bursts of 4 or 8 dwords. Prefetching instructions allows the SYM53C896 SCSI function to make more efficient use of the system PCI bus, thus improving overall system performance. The unit will flush whenever the PFF bit is set, as well as on all transfer control instructions when the transfer conditions are met, on every write to the DMA SCRIPTS Pointer (DSP), on every regular MMOV instruction, and when any interrupt is generated. The unit automatically determines the maximum burst size that it is capable of performing based on the burst length as determined by the values in the DMA Mode (DMODE) register. If the burst threshold is set to 8 dwords the prefetch unit will fetch instructions in two bursts of 4 dwords. If the burst threshold is set to 16 dwords or greater the prefetch unit will fetch instructions in one burst of 8 dwords. Burst thresholds of less than 8 dwords will cause the prefetch unit to be disabled. PCI Cache commands (Read Line and Read Multiple) will be issued appropriately if PCI caching is enabled. Prefetching from SCRIPTS RAM is not supported and is unnecessary due to the speed of the fetches. When fetching from SCRIPTS RAM the setting of this bit will have no effect on the fetch mechanism from SCRIPTS RAM. The prefetch unit does not support 64-bit data instruction fetches across the PCI bus. Prefetches of SCRIPTS instructions will always be 32 bits in width.

#### SSM Single Step Mode

4

Setting this bit causes the SYM53C896 SCSI function to stop after executing each SCRIPTS instruction, and generate a single step interrupt. When this bit is cleared the SYM53C896 SCSI function does not stop after each instruction. It continues fetching and executing instructions until an interrupt condition occurs. For normal SCSI SCRIPTS operation, keep this bit cleared. To restart the SYM53C896 SCSI function after it generates

a SCRIPTS Step interrupt, read the Interrupt Status Zero (ISTAT0) and DMA Status (DSTAT) registers to recognize and clear the interrupt. Then set the START DMA bit in this register.

#### IRQM IRQ Mode

3

When set, this bit enables a totem pole driver for the INTA/, or INTB/ pin. When cleared, this bit enables an open drain driver for the INTA/, or INTB/, pin with an internal weak pull-up. The bit should remain cleared to retain full PCI compliance.

### STD Start DMA Operation

2

The SYM53C896 SCSI function fetches a SCSI SCRIPTS instruction from the address contained in the DMA SCRIPTS Pointer (DSP) register when this bit is set. This bit is required if the SYM53C896 SCSI function is in one of the following modes:

- Manual start mode Bit 0 in the DMA Mode (DMODE) register is set
- Single step mode Bit 4 in the DMA Control (DCNTL) register is set

When the SYM53C896 SCSI function is executing SCRIPTS in manual start mode, the Start DMA bit must be set to start instruction fetches, but need not be set again until an interrupt occurs. When the SYM53C896 SCSI function is in single step mode, set the Start DMA bit to restart execution of SCRIPTS after a single step interrupt.

#### IRQD INTA, INTB Disable

1

Setting this bit disables the INTA (for SCSI Function A), or INTB (for SCSI Function B) pin. Clearing the bit enables normal operation. As with any other register other than Interrupt Status Zero (ISTATO), Interrupt Status One (ISTAT1), Mailbox Zero (MBOX0), Mailbox One (MBOX1), this register cannot be accessed except by a SCRIPTS instruction during SCRIPTS execution. For more information on the use of this bit in interrupt handling, see Chapter 2, "Functional Description".

## COM SYM53C700 Compatibility

0

When the COM bit is cleared, the SYM53C896 SCSI function behaves in a manner compatible with the

SYM53C700; selection/reselection IDs are stored in both the SCSI Selector ID (SSID) and SCSI First Byte Received (SFBR) registers. This bit is not affected by a software reset.

If the COM bit is cleared, do not access this register using SCRIPTS operation as nondeterminate operations may occur. (This includes SCRIPTS Read/Write operations and conditional transfer control instructions that initialize the SCSI First Byte Received (SFBR) register.)

When the COM bit is set, the ID is stored only in the SCSI Selector ID (SSID) register, protecting the SCSI First Byte Received (SFBR) from being overwritten if a selection/reselection occurs during a DMA register-to-register operation.

## Registers: 0x3C-0x3F Adder Sum Output (ADDER) Read Only

This register contains the output of the internal adder, and is used primarily for test purposes. The power-up value for this register is indeterminate.

Register: 0x40

SCSI Interrupt Enable Zero (SIEN0)

Read/Write

7	6	5	4	3	2	1	0
M/A	CMP	SEL	RSL	SGE	UDC	RST	PAR
0	0	0	0	0	0	0	0

This register contains the interrupt mask bits corresponding to the interrupting conditions described in the SCSI Interrupt Status Zero (SIST0) register. An interrupt is masked by clearing the appropriate mask bit. For more information on interrupts see Chapter 2, "Functional Description".

# M/A SCSI Phase Mismatch - Initiator Mode; SCSI ATN Condition - Target Mode

In the initiator mode, this bit is set when the SCSI phase asserted by the target and sampled during SREQ/ does not match the expected phase in the SCSI Output Control

7

Latch (SOCL) register. This expected phase is automatically written by SCSI SCRIPTS. In the target mode, this bit is set when the initiator asserts SATN/. See the Disable Halt on Parity Error or SATN/ Condition bit in the SCSI Control One (SCNTL1) register for more information on when this status is actually raised.

## **CMP** Function Complete

6

Indicates full arbitration and selection sequence is completed.

#### SEL Selected

5

Indicates the SYM53C896 SCSI function is selected by a SCSI initiator device. Set the Enable Response to Selection bit in the SCSI Chip ID (SCID) register for this to occur.

#### RSL Reselected

4

Indicates the SYM53C896 SCSI function is reselected by a SCSI target device. Set the Enable Response to Reselection bit in the SCSI Chip ID (SCID) register for this to occur.

#### SGE SCSI Gross Error

3

The following conditions are considered SCSI Gross Errors:

- Data underflow reading the SCSI FIFO when no data is present.
- Data overflow writing to the SCSI FIFO while it is full.
- Offset underflow receiving a SACK/ pulse in the target mode before the corresponding SREQ/ is sent.
- Offset overflow receiving a SREQ/ pulse in the initiator mode, and exceeding the maximum offset (defined by the MO[3:0] bits in the SCSI Transfer (SXFER) register).
- A phase change in the initiator mode, with an outstanding SREQ/SACK offset.
- Residual data in SCSI FIFO starting a transfer other than synchronous data receive with data left in the SCSI synchronous receive FIFO.

## UDC Unexpected Disconnect

This condition only occurs in the initiator mode. It happens when the target to which the SYM53C896 SCSI function is connected disconnects from the SCSI bus unexpectedly. See the SCSI Disconnect Unexpected bit in the SCSI Control Two (SCNTL2) register for more information on expected versus unexpected disconnects. Any disconnect in the low level mode causes this condition.

#### RST SCSI Reset Condition

1

2

Indicates assertion of the SRST/ signal by the SYM53C896 SCSI function or any other SCSI device. This condition is edge-triggered, so multiple interrupts cannot occur because of a single SRST/ pulse.

#### PAR SCSI Parity Error

0

Indicates detection by the SYM53C896 SCSI function of a parity error while receiving or sending SCSI data. See the Disable Halt on Parity Error or SATN/ Condition bits in the SCSI Control One (SCNTL1) register for more information on when this condition is actually raised.

Register: 0x41

SCSI Interrupt Enable One (SIEN1)

Read/Write

	7		5	4	3	2	1	0
	R		SBMC	R	STO	GEN	HTH	
Ī	Х	х	х	х	х	0	0	0

This register contains the interrupt mask bits corresponding to the interrupting conditions described in the SCSI Interrupt Status One (SIST1) register. An interrupt is masked by clearing the appropriate mask bit. For more information on interrupts refer to Chapter 2, "Functional Description".

## R Reserved [7:5]

## SBMC SCSI Bus Mode Change

4

Setting this bit allows the SYM53C896 to generate an interrupt when the DIFFSENS pin detects a change in voltage level that indicates the SCSI bus has changed between SE, LVD, or HVD modes. For example, when this bit is cleared and the SCSI bus changes modes, IRQ/

does not assert and the SIP bit in the Interrupt Status Zero (ISTATO) register is not set. However, bit 4 in the SCSI Interrupt Status One (SIST1) register is set. Setting this bit allows the interrupt to occur.

#### R Reserved 3

#### STO Selection or Reselection Time-out 2

The SCSI device which the SYM53C896 SCSI function is attempting to select or reselect does not respond within the programmed time-out period. See the description of the SCSI Timer Zero (STIME0) register bits [3:0] for more information on the time-out timer.

## GEN General Purpose Timer Expired

The general purpose timer is expired. The time measured is the time between enabling and disabling of the timer. See the description of the SCSI Timer One (STIME1) register, bits [3:0], for more information on the general purpose timer.

1

#### HTH Handshake-to-Handshake Timer Expired 0

The handshake-to-handshake timer is expired. The time measured is the SCSI Request-to-Request (target) or Acknowledge-to-Acknowledge (initiator) period. See the description of the SCSI Timer Zero (STIMEO) register, bits [7:4], for more information on the handshake-to-handshake timer.

SCSI Interrupt Status Zero (SIST0)

**Read Only** 

7	6	5	4	3	2	1	0
M/A	CMP	SEL	RSL	SGE	UDC	RST	PAR
0	0	0	0	0	0	0	0

Reading the SCSI Interrupt Status Zero (SIST0) register returns the status of the various interrupt conditions, whether they are enabled in the SCSI Interrupt Enable Zero (SIEN0) register or not. Each bit set indicates occurrence of the corresponding condition. Reading the SIST0 clears the interrupt status.

Reading this register clears any bits that are set at the time the register is read, but does not necessarily clear the register because additional interrupts may be pending (the SYM53C896 SCSI functions stack interrupts). SCSI interrupt conditions are individually masked through the SCSI Interrupt Enable Zero (SIEN0) register.

When performing consecutive 8-bit reads of the DMA Status (DSTAT), SCSI Interrupt Status Zero (SIST0), and SCSI Interrupt Status One (SIST1) registers (in any order), insert a delay equivalent to 12 clock periods between the reads to ensure the interrupts clear properly. Also, if reading the registers when both the Interrupt Status Zero (ISTAT0) SIP and DIP bits may not be set, read the SIST0 and SIST1 registers before the DSTAT register to avoid missing a SCSI interrupt. For more information on interrupts refer to Chapter 2, "Functional Description".

# M/A Initiator Mode: Phase Mismatch; Target Mode: SATN/ Active

In the initiator mode, this bit is set if the SCSI phase asserted by the target does not match the instruction. The phase is sampled when SREQ/ is asserted by the target. In the target mode, this bit is set when the SATN/ signal is asserted by the initiator.

7

## CMP Function Complete 6

This bit is set when an arbitration only or full arbitration sequence is completed.

# SEL Selected 5

This bit is set when the SYM53C896 SCSI function is selected by another SCSI device. The Enable Response

to Selection bit must be set in the SCSI Chip ID (SCID) register (and the Response ID Zero (RESPID0) and Response ID One (RESPID1) registers must hold the chip's ID) for the SYM53C896 SCSI function to respond to selection attempts.

#### RSL Reselected

4

This bit is set when the SYM53C896 SCSI function is reselected by another SCSI device. The Enable Response to Reselection bit must be set in the SCSI Chip ID (SCID) register (and the Response ID Zero (RESPID0) and Response ID One (RESPID1) registers must hold the chip's ID) for the SYM53C896 SCSI function to respond to reselection attempts.

#### SGE SCSI Gross Error

3

This bit is set when the SYM53C896 SCSI function encounters a SCSI Gross Error Condition. The following conditions can result in a SCSI Gross Error Condition:

- Data Underflow reading the SCSI FIFO when no data is present.
- Data Overflow writing too many bytes to the SCSI FIFO, or the synchronous offset causes overwriting the SCSI FIFO.
- Offset Underflow the SYM53C896 SCSI function is operating in the target mode and a SACK/ pulse is received when the outstanding offset is zero.
- Offset Overflow the other SCSI device sends a SREQ/ or SACK/ pulse with data which exceeds the maximum synchronous offset defined by the SCSI Transfer (SXFER) register.
- A phase change occurs with an outstanding synchronous offset when the SYM53C896 SCSI function is operating as an initiator.
- Residual data in the synchronous data FIFO a transfer other than synchronous data receive is started with data left in the synchronous data FIFO.

#### UDC Unexpected Disconnect

2

This bit is set when the SYM53C896 SCSI function is operating in the initiator mode and the target device unexpectedly disconnects from the SCSI bus. This bit is

only valid when the SYM53C896 SCSI function operates in the initiator mode. When the SCSI function operates in the low level mode, any disconnect causes an interrupt, even a valid SCSI disconnect. This bit is also set if a selection time-out occurs (it may occur before, at the same time, or stacked after the STO interrupt, since this is not considered an expected disconnect).

#### RST SCSI RST/ Received

1

This bit is set when the SYM53C896 SCSI function detects an active SRST/ signal, whether the reset is generated external to the chip or caused by the Assert SRST/ bit in the SCSI Control One (SCNTL1) register. This SCSI reset detection logic is edge-sensitive, so that multiple interrupts are not generated for a single assertion of the SRST/ signal.

## PAR Parity Error

0

This bit is set when the SYM53C896 SCSI function detects a parity error while receiving SCSI data. The Enable Parity Checking bit (bit 3 in the SCSI Control Zero (SCNTL0) register) must be set for this bit to become active. The SYM53C896 SCSI function always generates parity when sending SCSI data.

Register: 0x43

SCSI Interrupt Status One (SIST1)

Read Only

7		5	4	3	2	1	0
	R		SBMC	R	STO	GEN	HTH
0	0	0	0	0	0	0	0

Reading the SIST1 register returns the status of the various interrupt conditions, whether they are enabled in the SCSI Interrupt Enable One (SIEN1) register or not. Each bit that is set indicates an occurrence of the corresponding condition.

Reading the SIST1 clears the interrupt condition.

R	Reserved [7:5	5]
SBMC	SCSI Bit Mode Change This bit is set when the DIFFSENS pin detects a change in voltage level that indicates the SCSI bus has switched between SE, LVD or HVD modes.	
R	Reserved	3
STO	Selection or Reselection Time-Out The SCSI device which the SYM53C896 SCSI function is attempting to select or reselect does not respond within the programmed time-out period. See the description of the SCSI Timer Zero (STIME0) register, bits [3:0], for more information on the time-out timer.	n f
GEN	General Purpose Timer Expired This bit is set when the general purpose timer expires. The time measured is the time between enabling and disabling of the timer. See the description of the SCSI Timer One (STIME1) register, bits [3:0], for more information on the general purpose timer.	1
нтн	Handshake-to-Handshake Timer Expired This bit is set when the handshake-to-handshake timer expires. The time measured is the SCSI Request to Request (target) or Acknowledge-to-Acknowledge (initiator) period. See the description of the SCSI Timer Zero (STIMEO) register, bits [7:4], for more information or the handshake-to-handshake timer.	

**SCSI Longitudinal Parity (SLPAR)** 

Read/Write

This register performs a bytewise longitudinal parity check on all SCSI data received or sent through the SCSI core. If one of the bytes received or sent (usually the last) is the set of correct even parity bits, SLPAR should go to zero (assuming it started at zero). As an example, suppose that the following three data bytes and one check byte are received from the SCSI bus (all signals are shown active high):

Data Bytes	Running SLPAR
_	00000000
1. 11001100	11001100 (XOR of word 1)
2. 01010101	10011001 (XOR of word 1 and 2)
3. 00001111	10010110 (XOR of word 1, 2 and 3)
4. 10010110	00000000

A one in any bit position of the final SLPAR value would indicate a transmission error.

The SLPAR register is also used to generate the check bytes for SCSI send operations. If the SCSI Longitudinal Parity (SLPAR) register contains all zeros prior to sending a block move, it contains the appropriate check byte at the end of the block move. This byte must then be sent across the SCSI bus.

Note: Writing any value to this register clears it to zero.

The longitudinal parity checks are meant to provide an added measure of SCSI data integrity and are entirely optional. This register does not latch SCSI selection/reselection IDs under any circumstances. The default value of this register is zero.

The longitudinal parity function normally operates as a byte function. During 16-bit transfers, the high and low bytes are XORed together and then XORed into the current longitudinal parity value. By setting the SLPMD bit in the SCSI Control Two (SCNTL2) register, the longitudinal parity function is made to operate as a word-wide function. During 16-bit transfers, the high byte of the SCSI bus is XORed with the high byte of the current longitudinal parity value, and the low byte of the SCSI bus is XORed with the low byte of the current longitudinal parity value. In this mode, the 16-bit longitudinal parity value is accessed a byte at a time through the SCSI Longitudinal Parity (SLPAR) register. Which byte is accessed is controlled by the SLPHBEN bit in the SCSI Control Two (SCNTL2) register.

SCSI Wide Residue (SWIDE)

Read/Write

After a wide SCSI data receive operation, this register contains a residual data byte if the last byte received was never sent across the DMA bus. It represents either the first data byte of a subsequent data transfer, or it is a residue byte which should be cleared when an Ignore Wide Residue message is received. It may also be an overrun data byte. The power-up value of this register is indeterminate.

Register: 0x46 Chip Type (CTYPE) Read Only

	7			4	3			0
ſ	TYP				R			
Γ	1	1	1	1	х	х	х	х

TYP Chip Type [7:4]
These bits identify the chip type for software purposes.

Note: These bits no longer identify an 8XX device. These bits have been set to 0xF to indicate that the device should be uniquely identified by setting the PCI Configuration Enable bit in the Chip Test Two (CTEST2) register and using the PCI Revision ID (Rev ID) and PCI Device ID which will be shadowed in the SCRIPTS Fetch Selector (SFS) register. Any devices that contain the value 0xF in this register should use this mechanism to uniquely identify the device.

R Reserved [3:0]

General Purpose Pin Control (GPCNTL)

Read/Write

7	6	5	4		2	1	0
ME	FE	LEDC	GPIO			GF	PIO
0	0	0	0	1	1	1	1

This register is used to determine if the pins controlled by the General Purpose (GPREG) are inputs or outputs. Bits [4:0] in GPCNTL correspond to bits [4:0] in the GPREG register. When the bits are enabled as inputs, an internal pull-down is also enabled. If either SCSI function GPCNTL register has a GPIO pin set as an output, the pin is enabled as an output. If both the SCSI function GPREG registers define a single GPIO pin as an output, the results are indeterminate.

## ME Master Enable

The internal bus master signal is presented on GPIO1 if this bit is set, regardless of the state of bit 1 (GPIO1).

7

5

## FE Fetch Enable 6

The internal opcode fetch signal is presented on GPIO0 if this bit is set, regardless of the state of bit 0 (GPIO0).

### LEDC LED CNTL

The internal connected signal (bit 3 of the Interrupt Status Zero (ISTATO) register) will be presented on GPIO0 if this bit is set and bit 6 of GPCNTL is cleared and the chip is not in progress of performing an EEPROM autodownload regardless of the state of bit 0 (GPIO0). This provides a hardware solution to driving a SCSI activity LED in many implementations of LSI Logic SCSI chips.

#### GPIO GPIO Enable [4:2]

General purpose control, corresponding to bit 4 in the General Purpose (GPREG) register and the GPIO4 pin. GPIO4 powers up as a general purpose output, and GPIO[3:2] power-up as general purpose inputs.

### GPIO GPIO Enable [1:0]

These bits power-up set, causing the GPIO1 and GPIO0 pins to become inputs. Clearing these bits causes GPIO[1:0] to become outputs.

SCSI Timer Zero (STIME0)

Read/Write

7			4	3			0	
	HTH[3:0]				SEL[3:0]			
0	0	0	0	0	0	0	0	

#### HTH[3:0] Handshake-to-Handshake Timer Period

[7:4] These bits select the handshake-to-handshake time-out period, the maximum time between SCSI handshakes (SREQ/ to SREQ/ in target mode, or SACK/ to SACK/ in the initiator mode). When this timing is exceeded, an interrupt is generated and the HTH bit in the SCSI Interrupt Status One (SIST1) register is set. The following table contains time-out periods for the Handshake-to-Handshake Timer, the Selection/Reselection Timer (bits [3:0]), and the General Purpose Timer (SCSI Timer One (STIME1) bits [3:0]). For a more detailed explanation of interrupts, refer to Chapter 2, "Functional Description".

HTH[7:4], SEL[3:0], GEN[3:0] <sup>1</sup>	Minimum Time-Out (40 or 160 MHz) <sup>2</sup>
0000	Disabled
0001	125 µs
0010	250 μs
0011	500 μs
0100	1 ms
0101	2 ms
0110	4 ms
0111	8 ms
1000	16 ms
1001	32 ms
1010	64 ms
1011	128 ms
1100	256 ms
1101	512 ms
1110	1.024 sec
1111	2.048 sec

These values will be correct if the CCF bits in the SCSI Control Three (SCNTL3) register are set according to the valid combinations in the bit description.

## SEL[3:0] Selection Time-Out

[3:0]

These bits select the SCSI selection/reselection time-out period. When this timing (plus the 200  $\mu$ s selection abort time) is exceeded, the STO bit in the SCSI Interrupt Status One (SIST1) register is set. For a more detailed explanation of interrupts, refer to Chapter 2, "Functional Description".

A quadrupled 40 MHz clock is required for Ultra2 SCSI operation.

SCSI Timer One (STIME1)

Reserved

Read/Write

R

7	6	5	4	3			0
R	HTHBA	GENSF	HTHSF	GEN[3:0]			
х	0	0	0	0	0	0	0

Handshake-to-Handshake Timer Bus Activity **HTHBA** 

**Enable** 6 Setting this bit causes this timer to begin testing for SCSI REQ/ and ACK/ activity as soon as SBSY/ is asserted,

7

regardless of the agents participating in the transfer.

**GENSF** 5 **General Purpose Timer Scale Factor** 

> Setting this bit causes this timer to shift by a factor of 16. Refer to the SCSI Timer Zero (STIME0) register

description for details.

HTH[7:4], SEL[3:0], GEN[3:0] <sup>1</sup>	Minimum Time-Out (50 MHz Clock) <sup>2</sup>		
02.1(0.0)	HTHSF = 0, GENSF = 0	HTHSF = 1, GENSF = 1	
0000	Disabled	Disabled	
0001	100 μs	1.6 ms	
0010	200 μs	3.2 ms	
0011	400 μs	6.4 ms	
0100	800 μs	12.8 ms	
0101	1.6 ms	25.6 ms	
0110	3.2 ms	51.2 ms	
0111	6.4 ms	102.4 ms	
1000	12.8 ms	204.8 ms	
1001	25.6 ms	409.6 ms	
1010	51.2 ms	819.2 ms	
1011	102.4 ms	1.6 s	
1100	204.8 ms	3.2 s	
1101	409.6 ms	6.4 s	
1110	819.2 ms	12.8 s	
1111	1.6 s	25.6 s	

These values will be correct if the CCF bits in the SCSI Control Three (SCNTL3) register are set according to the valid combinations in the bit description.

2. 50 MHz clock is not supported for Ultra2 SCSI operation.

#### **HTHSF**

Handshake-to-Handshake Timer Scale Factor
Setting this bit causes this timer to shift by a factor of 16.
Refer to the SCSI Timer Zero (STIME0) register description for details.

# GEN[3:0] General Purpose Timer Period

[3:0]

These bits select the period of the general purpose timer. The time measured is the time between enabling and disabling of the timer. When this timing is exceeded, the GEN bit in the SCSI Interrupt Status One (SIST1) register is set. Refer to the table under SCSI Timer Zero (STIME0), bits [3:0], for the available time-out periods.

	Minimum Time-out (40 or 160 MHz Clock) <sup>2</sup>			
HTH[7:4], SEL[3:0], GEN[3:0] <sup>1</sup>	HTHSF = 0, GENSF = 0	HTHSF = 1, GENSF = 1		
0000	Disabled	Disabled		
0001	125 μs	2 ms		
0010	250 μs	4 ms		
0011	500 μs	8 ms		
0100	1 μs	16 ms		
0101	2 ms	32 ms		
0110	4 ms	64 ms		
0111	8 ms	128 ms		
1000	16 ms	256 ms		
1001	32 ms	512 ms		
1010	64 ms	1 s		
1011	128 ms	2 s		
1100	256 ms	4.1 s		
1101	512 ms	8.2 s		
1110	1.024 s	16.4 s		
1111	2.048 s	32.8 s		

These values will be correct if the CCF bits in the SCSI Control Three (SCNTL3) register are set according to the valid combinations in the bit description.

Note: To reset a timer before it expires and obtain repeatable delays, the time value must be written to zero first, and then written back to the desired value. This is also required

when changing from one time value to another.

<sup>2.</sup> Ultra2 SCSI operation requires a quadrupled 40 MHz clock.

Response ID Zero (RESPID0)

Read/Write

7							0
ID							
х	х	х	х	х	х	х	х

RESPID0 and Response ID One (RESPID1) contain the selection or reselection IDs. In other words, these two 8-bit registers contain the ID that the chip responds to on the SCSI bus. Each bit represents one possible ID with the most significant bit of Response ID One (RESPID1) representing ID 15 and the least significant bit of RESPID0 representing ID 0. The SCSI Chip ID (SCID) register still contains the chip ID used during arbitration. The chip can respond to more than one ID because more than one bit can be set in the RESPID1 and RESPID0 registers. However, the chip can arbitrate with only one ID value in the SCSI Chip ID (SCID) register.

Register: 0x4B

Response ID One (RESPID1)

Read/Write



Response ID Zero (RESPID0) and RESPID1 contain the selection or reselection IDs. In other words, these two 8-bit registers contain the ID that the chip responds to on the SCSI bus. Each bit represents one possible ID with the most significant bit of RESPID1 representing ID 15 and the least significant bit of RESPID0 representing ID 0. The SCSI Chip ID (SCID) register still contains the chip ID used during arbitration. The chip can respond to more than one ID because more than one bit can be set in the RESPID1 and RESPID0 registers. However, the chip can arbitrate with only one ID value in the SCSI Chip ID (SCID) register.

SCSI Test Zero (STEST0)

**Read Only** 

7			4	3	2	1	0
SSAID				SLT	ART	SOZ	SOM
х	х	х	х	0	0	1	1

#### SSAID SCSI Selected As ID

[7:4]

These bits contain the encoded value of the SCSI ID that the SYM53C896 SCSI function is selected or reselected as during a SCSI selection or reselection phase. These bits are read only and contain the encoded value of 0–15 possible IDs that could be used to select the SYM53C896 SCSI function. During a SCSI selection or reselection phase when a valid ID is put on the bus, and the SYM53C896 SCSI function responds to that ID, the "selected as" ID is written into these bits. These bits are used with Response ID Zero (RESPID0) and Response ID One (RESPID1) registers to allow response to multiple IDs on the bus.

## SLT Selection Response Logic Test

3

This bit is set when the SYM53C896 SCSI function is ready to be selected or reselected. This does not take into account the bus settle delay of 400 ns. This bit is used for functional test and fault purposes.

#### ART Arbitration Priority Encoder Test

2

This bit is always set when the SYM53C896 SCSI function exhibits the highest priority ID asserted on the SCSI bus during arbitration. It is primarily used for chip level testing, but it may be used during low level mode operation to determine if the SYM53C896 SCSI function won arbitration.

## SOZ SCSI Synchronous Offset Zero

1

This bit indicates that the current synchronous SREQ/, SACK/ offset is zero. This bit is not latched and may change at any time. It is used in low level synchronous SCSI operations. When this bit is set, the SYM53C896 SCSI functioning as an initiator, is waiting for the target to request data transfers. If the SYM53C896 SCSI is

functioning as a target, then the initiator has sent the offset number of acknowledges.

## SOM SCSI Synchronous Offset Maximum

0

This bit indicates that the current synchronous SREQ/, SACK/ offset is the maximum specified by bits [3:0] in the SCSI Transfer (SXFER) register. This bit is not latched and may change at any time. It is used in low level synchronous SCSI operations. When this bit is set, the SYM53C896 SCSI is functioning as a target, and is waiting for the initiator to acknowledge the data transfers. If the SYM53C896 SCSI is functioning as an initiator, then the target has sent the offset number of requests.

Register: 0x4D SCSI Test One (STEST1)

Read/Write

7	6	5	4	3	2	1	0
SCLK	ISO	R		QEN	QSEL	IRM	[1:0]
0	0	х	х	0	0	0	0

#### SCLK SCSI Clock

7

When set, this bit disables the external SCLK (SCSI Clock) pin, and the chip uses the PCI clock as the internal SCSI clock. If a transfer rate of 10 Mbytes/s (or 20 Mbytes/s on a wide SCSI bus) is desired on the SCSI bus, this bit must be cleared and at least a 40 MHz external SCLK must be provided.

#### ISO SCSI Isolation Mode

6

This bit allows the SYM53C896 SCSI function to put the SCSI bidirectional and input pins into a low power mode when the SCSI bus is not in use. When this bit is set, the SCSI bus inputs are logically isolated from the SCSI bus.

#### R Reserved

[5:4]

#### QEN SCLK Quadrupler Enable

3

This bit, when set, powers up the internal clock quadrupler circuit, which quadruples the SCLK 40 MHz clock to an internal 160 MHz SCSI clock required for Fast-20 and Fast-40 SCSI operation. When cleared, this bit powers down the internal quadrupler circuit.

## QSEL SCLK Quadrupler Select

This bit, when set, selects the output of the internal clock doubler for use as the internal SCSI clock. When cleared, this bit selects the clock presented on SCLK for use as the internal SCSI clock.

## IRM[1:0] Interrupt Routing Mode

[1:0]

2

The SYM53C896 supports four different interrupt routing modes. These modes are described in the following table. Each SCSI core within the chip can be configured independently. Mode 0 is the default mode and is compatible with AMI RAID upgrade products.

Mode	Bits [1:0]	Operation
0	00	If the INT_DIR/ input pin is low, interrupts are signaled on ALT_INTx/. Otherwise, interrupts are signaled on both INTx/ and ALT_INTx/.
1	01	Interrupts are only signaled on INTx/, not ALT_INTx/, and the INT_DIR/ input pin is ignored.
2	10	Interrupts are only signaled on ALT_INTx/, and the INT_DIR/ input pin is ignored.
3	11	Interrupts are signaled on both INTx/ and ALT_INTx/, and the INT_DIR input pin is ignored.

Register: 0x4E

SCSI Test Two (STEST2)

Read/Write

7	6	5	4	3	2	1	0
SCE	ROF	DIF	SLB	SZM	AWS	EXT	LOW
0	0	0	0	0	0	0	0

#### SCE SCSI Control Enable

7

Setting this bit allows assertion of all SCSI control and data lines through the SCSI Output Control Latch (SOCL) and SCSI Output Data Latch (SODL) registers regardless of whether the SYM53C896 SCSI function is configured as a target or initiator.

Note:

Do not set this bit during normal operation, since it could cause contention on the SCSI bus. It is included for diagnostic purposes only.

#### ROF Reset SCSI Offset

6

Setting this bit clears any outstanding synchronous SREQ/SACK offset. If a SCSI gross error occurs, set this bit. This bit automatically clears itself after resetting the synchronous offset.

#### DIF HVD or SE/LVD

5

Setting this bit allows the SYM53C896 SCSI function to interface to external HVD transceivers. Clearing this bit enables SE or LVD operation. Set this bit in the initialization routine if the HVD pair interface is used.

#### SLB SCSI Loopback Mode

4

Setting this bit allows the SYM53C896 SCSI function to perform SCSI loopback diagnostics. That is, it enables the SCSI core to simultaneously perform as both the initiator and the target.

## SZM SCSI High Impedance Mode

3

Setting this bit places all the open drain 48 mA SCSI drivers into a high impedance state. This is to allow internal loopback mode operation without affecting the SCSI bus.

#### AWS Always Wide SCSI

2

When this bit is set, all SCSI information transfers are done in the 16-bit wide mode. This includes data, message, command, status and reserved phases. Normally, deassert this bit since 16-bit wide message, command, and status phases are not supported by the SCSI specifications.

## EXT Extend SREQ/SACK/ Filtering

1

LSI Logic TolerANT SCSI receiver technology includes a special digital filter on the SREQ/ and SACK/ pins which causes the disregarding of glitches on deasserting edges. Setting this bit increases the filtering period from 30 ns to 60 ns on the deasserting edge of the SREQ/ and SACK/ signals.

Note:

Never set this bit during fast SCSI (greater than 5 Mbytes transfers per second) operations, because a valid assertion could be treated as a glitch.

#### LOW SCSI Low level Mode

0

Setting this bit places the SYM53C896 SCSI function in low level mode. In this mode, no DMA operations occur, and no SCRIPTS execute. Arbitration and selection may be performed by setting the start sequence bit as described in the SCSI Control Zero (SCNTL0) register. SCSI bus transfers are performed by manually asserting and polling SCSI signals. Clearing this bit allows instructions to be executed in the SCSI SCRIPTS mode.

Note:

It is not necessary to set this bit for access to the SCSI bit-level registers (SCSI Output Data Latch (SODL), SCSI Bus Control Lines (SBCL), and input registers).

Register: 0x4F

SCSI Test Three (STEST3)

Read/Write

7	6	5	4	3	2	1	0
TE	STR	HSC	DSI	S16	TTM	CSF	STW
0	0	0	0	0	0	0	0

#### TE TolerANT Enable

7

Setting this bit enables the active negation portion of LSI Logic TolerANT technology. Active negation causes the SCSI Request, Acknowledge, Data, and Parity signals to be actively deasserted, instead of relying on external pull-ups, when the SYM53C896 SCSI function is driving these signals. Active deassertion of these signals occurs only when the SYM53C896 SCSI function is in an information transfer phase. When operating in a differential environment or at fast SCSI timings, TolerANT Active negation should be enabled to improve setup and deassertion times. Active negation is disabled after reset or when this bit is cleared. For more information on LSI Logic TolerANT technology, see Chapter 1, "Introduction".

Note: Set this bit if the Enable Ultra SCSI bit in SCSI Control Three (SCNTL3) is set.

#### STR SCSI FIFO Test Read

6

Setting this bit places the SCSI core into a test mode in which the SCSI FIFO is easily read. Reading the least significant byte of the SCSI Output Data Latch (SODL) register causes the FIFO to unload. The functions are summarized in the following table.

Register Name	Register Operation	FIFO Bits	FIFO Function
SODL	Read	[15:0]	Unload
SODL0	Read	[7:0]	Unload
SODL1	Read	[15:8]	None

#### HSC Halt SCSI Clock

5

Asserting this bit causes the internal divided SCSI clock to come to a stop in a glitchless manner. This bit is used for test purposes or to lower  $I_{DD}$  during a power-down mode.

## DSI Disable Single Initiator Response

1

If this bit is set, the SYM53C896 SCSI function ignores all bus-initiated selection attempts that employ the single initiator option from SCSI-1. In order to select the SYM53C896 SCSI function while this bit is set, the SYM53C896 SCSI function's SCSI ID and the initiator's SCSI ID must both be asserted. Assert this bit in SCSI-2 systems so that a single bit error on the SCSI bus is not interpreted as a single initiator response.

#### S16 16-Bit System

3

If this bit is set, all devices in the SCSI system implementation are assumed to be 16-bit. This causes the SYM53C896 to always check the parity bit for SCSI IDs 15–8 during bus-initiated selection or reselection, assuming parity checking has been enabled. If an 8-bit SCSI device attempts to select the SYM53C896 while this bit is set, the SYM53C896 will ignore the selection attempt. This is because the parity bit for IDs 15–8 will not be driven. See the description of the Enable Parity Checking bit in the SCSI Control Zero (SCNTL0) register for more information.

Asserting this bit facilitates testing of the selection time-out, general purpose, and handshake-to-handshake timers by greatly reducing all three time-out periods. Setting this bit starts all three timers and if the respective bits in the SCSI Interrupt Enable One (SIEN1) register are asserted, the SYM53C896 SCSI function generates interrupts at time-out. This bit is intended for internal manufacturing diagnosis and should not be used.

#### CSF Clear SCSI FIFO

1

Setting this bit causes the "full flags" for the SCSI FIFO to be cleared. This empties the FIFO. This bit is self-clearing. In addition to the SCSI FIFO pointers, the SIDL, SODL, and SODR full bits in the SCSI Status Zero (SSTATO) and SCSI Status Two (SSTAT2) are cleared.

#### STW SCSI FIFO Test Write

U

Setting this bit places the SCSI core into a test mode in which the FIFO is easily read or written. While this bit is set, writes to the least significant byte of the SCSI Output Data Latch (SODL) register cause the entire word contained in SODL to be loaded into the FIFO. These functions are summarized in the following table.

Register Name	Register Operation	FIFO Bits	FIFO Function
SODL	Write	[15:0]	Load
SODL0	Write	[7:0]	Load
SODL1	Write	[15:8]	None

Registers: 0x50-0x51
SCSI Input Data Latch (SIDL)
Read Only

This register is used primarily for diagnostic testing, programmed I/O operation, or error recovery. Data received from the SCSI bus can be read from this register. Data can be written to the SCSI Output Data Latch (SODL) register and then read back into the SYM53C896 by reading this register to allow loopback testing. When receiving SCSI data, the data flows into this register and out to the host FIFO. This register differs from the SCSI Bus Data Lines (SBDL) register; SCSI Input Data Latch (SIDL) contains latched data and the SCSI Bus Data Lines (SBDL) always

contains exactly what is currently on the SCSI data bus. Reading this register causes the SCSI parity bit to be checked, and causes a parity error interrupt if the data is not valid. The power-up values are indeterminate.

Register: 0x52

SCSI Test Four (STEST4)

Read Only

7	6	5	4				0
SMOD	E[1:0]	LOCK			R		
0	0	0	0	0	0	0	0

## SMODE[1:0] SCSI Mode

[7:6]

These bits contain the encoded value of the SCSI operating mode that is indicated by the voltage level sensed at the DIFFSENS pin. The incoming SCSI signal goes to a pair of analog comparators that determine the voltage window of the DIFFSENS signal. These voltage windows indicate LVD, SE, or HVD operation. The bit values are defined in the following table.

Bits [7:6]	Operating Mode		
00	Not Possible		
01	HVD or powered down (for HVD mode, the DIF bit must also be set)		
10	SE		
11	LVD SCSI		

## LOCK Frequency Lock

5

This bit is used when enabling the SCSI clock quadrupler, which allows the SYM53C896 to transfer data at Ultra2 SCSI rates. Poll this bit for a 1 to determine that the clock quadrupler has locked to 160 MHz. For more information on enabling the clock quadrupler, refer to the descriptions of SCSI Test One (STEST1), bits 2 and 3.

R Reserved [4:0]

Reserved

Registers: 0x54–0x55

SCSI Output Data Latch (SODL)

Read/Write

This register is used primarily for diagnostic testing or programmed I/O operation. Data written to this register is asserted onto the SCSI data bus by setting the Assert Data Bus bit in the SCSI Control One (SCNTL1) register. This register is used to send data using programmed I/O. Data flows through this register when sending data in any mode. It is also used to write to the synchronous data FIFO when testing the chip. The power-up value of this register is indeterminate.

Register: 0x56

**Chip Control 0 (CCNTL0)** 

Read/Write

7	6	5	4	3	2	1	0
ENPMJ	PMJCTL	ENNDJ	DISFC	F	۲	DILS	DPR
0	0	0	0	х	х	0	0

## **ENPMJ** Enable Phase Mismatch Jump

Upon setting this bit, any phase mismatches do not interrupt but force a jump to an alternate location to handle the phase mismatch. Prior to actually taking the jump, the appropriate remaining byte counts and addresses will be calculated such that they can be easily stored to the appropriate memory location with the SCRIPTS Store instruction.

7

In the case of a SCSI send, any data in the part will be automatically cleared after being accounted for. In the case of a SCSI receive, all data will be flushed out of the part and accounted for prior to taking the jump. This feature does not cover, however, the byte that may appear in SCSI Wide Residue (SWIDE). This byte must be flushed manually.

This bit also enables the flushing mechanism to flush data during a data in phase mismatch in a more efficient manner.

#### **PMJCTL** Jump Control

This bit controls which decision mechanism is used when jumping on phase mismatch. When this bit is cleared the SYM53C896 will use jump address one Phase Mismatch Jump Address 1 (PMJAD1) when the WSR bit is cleared and jump address two Phase Mismatch Jump Address 2 (PMJAD2) when the WSR bit is set. When this bit is set the SYM53C896 will use jump address one (PMJAD1) on data out (data out, command, message out) transfers and jump address two (PMJAD2) on data in (data in, status, message in) transfers. Note that the phase referred to here is the phase encoded in the block move SCRIPTS instruction, not the phase on the SCSI bus that caused the phase mismatch.

#### **ENNDJ**

## **Enable Jump On Nondata Phase Mismatches**

This bit controls whether or not a jump is taken during a nondata phase mismatch (i.e. message in, message out, status, or command). When this bit is cleared, jumps will only be taken on data in or data out phases and a phase mismatch interrupt will be generated for all other phases. When this bit is set, jumps will be taken regardless of the phase in the block move. Note that the phase referred to here is the phase encoded in the block move SCRIPTS instruction, not the phase on the SCSI bus that caused the phase mismatch.

#### DISFC

#### Disable Auto FIFO Clear

This bit controls whether or not the FIFO is automatically cleared during a data out phase mismatch. When set, data in the DMA FIFO as well as data in the SCSI Output Data Latch (SODL) and SODR (a hidden buffer register which is not accessible) registers will not be cleared after calculations on them are complete. When cleared, the DMA FIFO, SODL and SODR will automatically be cleared. This bit also disables the enhanced flushing mechanism.

#### R Reserved

#### [3:2]

#### DILS

#### Disable Internal Load/Store

This bit controls whether or not Load/Store data transfers. in which the source/destination is located in SCRIPTS RAM, generate external PCI cycles.

SCSI Registers 4-101

6

5

4

If cleared, Load/Store data transfers of this type will NOT generate PCI cycles, but will stay internal to the chip.

If set, Load/Store data transfers of this type will generate PCI cycles.

## DPR Disable Pipe Req

0

This bit controls whether or not overlapped arbitration on the PCI bit is performed by asserting PCI REQ/ for one SCSI function while the other SCSI function is executing a PCI cycle.

If set, overlapped arbitration will be disabled, and PCI REQ/ will not be asserted during a PCI master cycle being executed by this chip.

Register: 0x57

Chip Control 1 (CCNTL1)

Read/Write

7	6		4	3	2	1	0
ZMOD		R		DDAC	64TIMOD	EN64TIBMV	EN64DBMV
0	0	0	0	х	х	0	0

### ZMOD High Impedance Mode

7

Setting this bit causes the SYM53C896 SCSI function to place all output and bidirectional pins except MOE/\_TESTOUT, into a high impedance state. When this bit is set, the MOE/\_TESTOUT pin becomes the output pin for the connectivity test of the SYM53C896 signals in the "AND-tree" test mode. In order to read data out of the SYM53C896 SCSI function, this bit must be cleared. This bit is intended for board-level testing only. Do not set this bit during normal system operation.

Note: Both SCSI functions need to set this bit for the High Impedance Mode.

#### R Reserved [6:4]

## DDAC Disable Dual Address Cycle (DDAC)

3

When this bit is set, all 64-bit addressing as a master will be disabled. No DACs will be generated by the SYM53C896.

When this bit is cleared, the SYM53C896 will generate DACs based on the master operation being performed and the value of its associated selector register.

#### 64TIMOD

#### 64-bit Table Indirect Indexing Mode

2

When this bit is cleared, bits [24:28] of the first table entry dword will select one of 22 possible selectors to be used in a BMOV operation. When this bit is set, bits [24:31] of the first table entry dword will be copied directly into DMA Next Address 64 (DNAD64) to provide 40-bit addressing capability. This bit will only function if the EN64TIBMV bit is set.

Index Mode 0 (64TIMOD clear) table entry format:

	Bits [31:29]	Bits [28:24]	Bits [23:0]	
	Reserved	Sel Index	Byte Count	
Source/Destination Address				

Index Mode 1 (64TIMOD set) table entry format:

Bits [31:24]	Bits [23:0]		
Src/Dest Addr [39:32]	Byte Count		
Source/Destination Address [31:0]			

#### EN64TIBMV

#### **Enable 64-bit Table Indirect BMOV**

1

Setting this bit enables 64-bit addressing for Table Indirect BMOVs using the upper byte (bits [24:31]) of the first dword of the table entry. When this bit is cleared table indirect BMOVs will use the Static Block Move Selector (SBMS) register to obtain the upper 32 bits of the data address.

#### **EN64DBMV**

#### **Enable 64-bit Direct BMOV**

0

Setting this bit enables the 64-bit version of a direct BMOV. When this bit is cleared direct BMOVs will use the Static Block Move Selector (SBMS) register to obtain the upper 32 bits of the data address.

Registers: 0x58-0x59 SCSI Bus Data Lines (SBDL) Read Only

This register contains the SCSI data bus status. Even though the SCSI data bus is active low, these bits are active high. The signal status is not latched and is a true representation of exactly what is on the data bus at the time the register is read. This register is used when receiving data using programmed I/O. This register can also be used for diagnostic testing or in the low level mode. The power-up value of this register is indeterminate.

If the chip is in the wide mode (SCSI Control Three (SCNTL3), bit 3 and SCSI Test Two (STEST2), bit 2 are set) and SCSI Bus Data Lines (SBDL) is read, both byte lanes are checked for parity regardless of phase. When in a nondata phase, this will cause a parity error interrupt to be generated because upper byte lane parity is invalid.

Registers: 0x5A-0x5B

Reserved

Registers: 0x5C-0x5F

Scratch Register B (SCRATCHB)

Read/Write

This is a general purpose user definable scratch pad register. Apart from CPU access, only register read/write and memory moves directed at the SCRATCH register will alter its contents. The power-up values are indeterminate. A special mode of this register can be enabled by setting the PCI Configuration Info Enable bit in the Chip Test Two (CTEST2) register. If this bit is set, the Scratch Register B (SCRATCHB) returns bits [31:13] of the SCRIPTS RAM PCI Base Address Register Two (SCRIPTS RAM) in bits [31:13] of the SCRATCH B register when read. When read, bits [12:0] of SCRATCH B will always return zeros in this mode. Writes to the SCRATCH B register are unaffected. Resetting the PCI Configuration Info Enable bit causes the SCRATCH B register to return to normal operation.

Registers: 0x60-0x9F
Scratch Registers C-R (SCRATCHC-SCRATCHR)
Read/Write

These are general purpose user definable scratch pad registers. Apart from CPU access, only register read/write, memory moves and Load/Stores directed at a SCRATCH register will alter its contents. The power-up values are indeterminate.

## 4.3 64-Bit SCRIPTS Selectors

The following registers are used to hold the upper 32-bit addresses for various SCRIPTS operations. When a particular type of SCRIPTS operation is performed, one of the 6 selector registers below will be used to generate a 64-bit address.

If the selector for a particular device operation is zero, then a standard 32-bit address cycle will be generated. If the selector value is nonzero, then a DAC will be issued with the entire 64-bit address.

All selectors default to 0 (zero) with the exception of the 16 scratch registers, these power-up in an indeterminate state and should be initialized before they are used.

All selectors can be read/written using the Load/Store SCRIPTS instruction, Memory-to-Memory Move, Read/Write SCRIPTS instruction or CPU with SCRIPTS not running.

Note: Crossing of selector boundaries in one memory operation is not supported.

Registers: 0xA0-0xA3
Memory Move Read Selector (MMRS)
Read/Write

Supplies AD[63:32] during data read operations for Memory-to-Memory Moves and absolute address LOAD operations.

A special mode of this register can be enabled by setting the PCI Configuration Info Enable bit in the Chip Test Two (CTEST2) register. If this bit is set, the Memory Move Read Selector (MMRS) register returns bits [63:32] of the memory mapped operating register, PCI Base Address Register One (MEMORY), when read.

Writes to the MMRS register are unaffected. Clearing the PCI Configuration Info Enable bit causes the MMRS register to return to normal operation.

Registers: 0xA4-0xA7
Memory Move Write Selector (MMWS)
Read/Write

Supplies AD[63:32] during data write operations during Memory-to-Memory Moves and absolute address STORE operations.

A special mode of this register can be enabled by setting the PCI Configuration Info Enable bit in the Chip Test Two (CTEST2) register. If this bit is set, the MMWS register returns bits [63:32] of the SCRIPTS RAM PCI Base Address Register Two (SCRIPTS RAM) in bits [31:0] of the MMWS register when read.

Writes to the MMWS register are unaffected. Clearing the PCI Configuration Info Enable bit causes the MMWS register to return to normal operation.

Registers: 0xA8-0xAB SCRIPTS Fetch Selector (SFS) Read/Write

Supplies AD[63:32] during SCRIPTS fetches and Indirect fetches (excluding Table Indirect fetches). This register can be loaded automatically using a 64-bit jump instruction.

A special mode of this register can be enabled by setting the PCI Configuration Info Enable bit in the Chip Test Two (CTEST2) register. If this bit is set, bits [16:23] of the SCRIPTS Fetch Selector (SFS) register return the PCI Revision ID (Rev ID) register value and bits [0:15] return the PCI Device ID register value when read.

Writes to the SCRIPTS Fetch Selector (SFS) register are unaffected. Clearing the PCI Configuration Information Enable bit causes the SFS register to return to normal operation.

Registers: 0xAC-0xAF
DSA Relative Selector (DRS)
Read/Write

Supplies AD[63:32] during table indirect fetches and Load/Store Data Structure Address (DSA) relative operations.

Registers: 0xB0-0xB3

Static Block Move Selector (SBMS)

Read/Write

Supplies AD[63:32] during block move operations, reads or writes. This register is static and will not be changed when a 64-bit direct BMOV is used.

Registers: 0xB4-0xB7

Dynamic Block Move Selector (DBMS)

Read/Write

Supplies AD[63:32] during block move operations, reads or writes. This register is used only during 64-bit direct BMOV instructions and will be reloaded with the upper 32-bit data address upon execution of 64-bit direct BMOVs.

Registers: 0xB8-0xBB DMA Next Address 64 (DNAD64) Read/Write

This register holds the current selector being used in a given host transaction. The appropriate selector is copied to this register prior to beginning a host transaction.

Registers: 0xBC-0xBF

Reserved

# 4.4 Phase Mismatch Jump Registers

Eight 32-bit registers contain the byte count and addressing information required to update the direct, indirect, or table indirect BMOV instructions with new byte counts and addresses. The eight register descriptions follow.

All registers can be read/written using the Load/Store SCRIPTS instructions, Memory-to-Memory Moves, read/write SCRIPTS instructions, or the CPU with SCRIPTS not running.

Registers: 0xC0-0xC3
Phase Mismatch Jump Address 1 (PMJAD1)
Read/Write

This register contains the 32-bit address that will be jumped to upon a phase mismatch. Depending upon the state of the PMJCTL bit this address will either be used during an outbound (data out, command, message out) phase mismatch (PMJCTL = 0) or when the WSR bit is cleared (PMJCTL = 1). It should be loaded with an address of a SCRIPTS routine that will handle the updating of memory data structures of the BMOV that was executing when the phase mismatch occurred.

Registers: 0xC4-0xC7
Phase Mismatch Jump Address 2 (PMJAD2)
Read/Write

This register contains the 32-bit address that will be jumped to upon a phase mismatch. Depending upon the state of the PMJCTL bit this address will either be used during an inbound (data in, status, message in) phase mismatch (PMJCTL = 0) or when the WSR bit is set (PMJCTL = 1). It should be loaded with an address of a SCRIPTS routine that will handle the updating of memory data structures of the BMOV that was executing when the phase mismatch occurred.

Registers: 0xC8-0xCB
Remaining Byte Count (RBC)
Read/Write

This register contains the byte count that remains for the BMOV that was executing when the phase mismatch occurred. In the case of direct or indirect BMOV instructions, the upper byte of this register will also contain the opcode of the BMOV that was executing. In the case of a table indirect BMOV instruction, the upper byte will contain the upper byte of the table indirect entry that was fetched.

In the case of a SCSI data receive, this byte count will reflect all data received from the SCSI bus, including any byte in SCSI Wide Residue (SWIDE). There will be no data remaining in the part that must be flushed to memory with the exception of a possible byte in the SWIDE register. That byte must be flushed to memory manually in SCRIPTS.

In the case of a SCSI data send, this byte count will reflect all data sent out onto the SCSI bus. Any data left in the part from the phase mismatch will be ignored and automatically cleared from the FIFOs.

Registers: 0xCC-0xCF Updated Address (UA) Read/Write

This register will contain the updated data address for the BMOV that was executing when the phase mismatch occurred.

In the case of a SCSI data receive, if there is a byte in the SCSI Wide Residue (SWIDE) register then this address will point to the location where that byte must be stored. The SWIDE byte must be manually written to memory and this address must be incremented prior to updating any scatter/gather entry.

In the case of a SCSI data receive, if there is not a byte in the SWIDE register then this address will be the next location that should be written to when this I/O restarts. No manual flushing will be necessary.

In the case of a SCSI data send, all data sent to the SCSI bus will be accounted for and any data left in the part will be ignored and will be automatically cleared from the FIFOs.

# Registers: 0xD0-0xD3 Entry Storage Address (ESA) Read/Write

This register's value depends on the type of BMOV being executed. The three types of BMOVs are.

**Direct BMOV:** In the case of a direct BMOV, this register will contain

the address the BMOV was fetched from when the

phase mismatch occurred.

In the case of an indirect BMOV, this register will

contain the address the BMOV was fetched from when

the phase mismatch occurred.

Table Indirect BMOV: In the case of a table indirect BMOV, this register will

contain the address of the table indirect entry being

used when the phase mismatch occurred.

Registers: 0xD4-0xD7 Instruction Address (IA) Read/Write

This register always contains the address of the BMOV instruction that was executing when the phase mismatch occurred. This value will always match the value in the Entry Storage Address (ESA) except in the case of a table indirect BMOV in which case the ESA will have the address of the table indirect entry and this register will point to the address of the BMOV instruction.

# Registers: 0xD8-0xDA SCSI Byte Count (SBC) Read Only

This register contains the count of the number of bytes transferred to or from the SCSI bus during any given BMOV. This value is used in calculating the information placed into the Remaining Byte Count (RBC) and Updated Address (UA) registers and should not need to be used in normal operations. There are two conditions in which this byte count will not match the number of bytes transferred exactly. If a BMOV is executed to transfer an odd number of bytes across a wide bus then the byte count at the end of the BMOV will be greater than the number of bytes sent by one. This will also happen in an odd byte count wide receive case. Also, in the case of a wide send in which there is a chain byte from a previous

transfer, the count will not reflect the chain byte sent across the bus during that BMOV. The reason for this is due to the fact that to determine the correct address to start fetching data from after a phase mismatch this byte cannot be counted for this BMOV as it was actually part of the byte count for the previous BMOV.

Register: 0xDB

Reserved

Registers: 0xDC-0xDF

**Cumulative SCSI Byte Count (CSBC)** 

Read/Write

This loadable register contains a cumulative count of the actual number of bytes that have been transferred across the SCSI bus during data phases, i.e. it will not count bytes sent in command, status, message in or message out phases. It will count bytes as long as the phase mismatch enable (ENPMJ) in the Chip Control 0 (CCNTL0) register is set. Unlike the SCSI Byte Count (SBC) this count will not be cleared on each BMOV instruction but will continue to count across multiple BMOV instructions. This register can be loaded with any arbitrary start value.

Registers: 0xE0-0xFF

Reserved

# Chapter 5 SCSI SCRIPTS Instruction Set

After power-up and initialization, the SYM53C896 can operate in the low level register interface mode, or use SCSI SCRIPTS.

With the low level register interface, the user has access to the DMA control logic and the SCSI bus control logic. An external processor has access to the SCSI bus signals and the low level DMA signals, which allow creation of complicated board level test algorithms. The low level interface is useful for backward compatibility with SCSI devices that require certain unique timings or bus sequences to operate properly. Another feature allowed at the low level is loopback testing. In loopback mode, the SCSI core can be directed to talk to the DMA core to test internal data paths all the way out to the chip's pins.

The following sections describe the benefits and use of SCSI SCRIPTS.

- Section 5.1, "SCSI SCRIPTS"
- Section 5.2, "Block Move Instructions"
- Section 5.3, "I/O Instructions"
- Section 5.4, "Read/Write Instructions"
- Section 5.5, "Transfer Control Instructions"
- Section 5.6, "Memory Move Instructions"
- Section 5.7, "Load/Store Instructions"

# 5.1 SCSI SCRIPTS

To operate in the SCSI SCRIPTS mode, the SYM53C896 requires only a SCRIPTS start address. The start address must be at a dword (four byte) boundary. This aligns all the following SCRIPTS at a dword boundary since all SCRIPTS are 8 or 12 bytes long. Instructions are

fetched until an interrupt instruction is encountered, or until an unexpected event (such as a hardware error) causes an interrupt to the external processor.

Once an interrupt is generated, the SYM53C896 halts all operations until the interrupt is serviced. Then, the start address of the next SCRIPTS instruction is written to the DMA SCRIPTS Pointer (DSP) register to restart the automatic fetching and execution of instructions.

In the SCSI SCRIPTS mode the SYM53C896 is allowed to make decisions based on the status of the SCSI bus, which frees the microprocessor from servicing the numerous interrupts inherent in I/O operations.

Given the rich set of SCSI oriented features included in the instruction set, and the ability to re-enter the SCSI algorithm at any point, this high level interface is all that is required for both normal and exception conditions. Switching to the low level mode for error recovery is not required.

The following types of SCRIPTS instructions are implemented in the SYM53C896:

- Block Move—used to move data between the SCSI bus and memory.
- I/O or Read/Write—causes the SYM53C896 to trigger common SCSI hardware sequences, or to move registers.
- Transfer Control—allows SCRIPTS instructions to make decisions based on real time SCSI bus conditions.
- Memory Move—causes the SYM53C896 to execute block moves between different parts of main memory.
- Load/Store—provides a more efficient way to move data to/from memory from/to an internal register in the chip without using the Memory Move instruction.

Each instruction consists of two or three 32-bit words. The first 32-bit word is always loaded into the DMA Command (DCMD) and DMA Byte Counter (DBC) registers, the second into the DMA SCRIPTS Pointer Save (DSPS) register. The third word, used only by Memory Move instructions, is loaded into the Temporary (TEMP) shadow register. In an indirect I/O or Move instruction, the first two 32-bit opcode fetches are followed by one or two more 32-bit fetch cycles.

# 5.1.1 Sample Operation

The following example describes execution of a SCRIPTS Block Move instruction.


- The host CPU, through programmed I/O, gives the DMA SCRIPTS
   Pointer (DSP) register (in the Operating register file) the starting
   address in main memory that points to a SCSI SCRIPTS program
   for execution.
- Loading the DMA SCRIPTS Pointer (DSP) register causes the SYM53C896 to fetch its first instruction at the address just loaded. This fetch is from main memory or the internal RAM, depending on the address.
- The SYM53C896 typically fetches two dwords (64 bits) and decodes
  the high-order byte of the first dword as a SCRIPTS instruction. If the
  instruction is a Block Move, the lower three bytes of the first dword
  are stored and interpreted as the number of bytes to move. The
  second dword is stored and interpreted as the 32-bit beginning
  address in main memory to which the move is directed.
- For a SCSI send operation, the SYM53C896 waits until there is enough space in the DMA FIFO to transfer a programmable size block of data. For a SCSI receive operation, it waits until enough data is collected in the DMA FIFO for transfer to memory. At this point, the SYM53C896 requests use of the PCI bus again to transfer the data.
- When the SYM53C896 is granted the PCI bus, it executes (as a bus master) a burst transfer (programmable size) of data, decrements the internally stored remaining byte count, increments the address pointer, and then releases the PCI bus. The SYM53C896 stays off the PCI bus until the FIFO can again hold (for a write) or has collected (for a read) enough data to repeat the process.

The process repeats until the internally stored byte count has reached zero. The SYM53C896 releases the PCI bus and then performs another SCRIPTS instruction fetch cycle, using the incremented stored address maintained in the DMA SCRIPTS Pointer (DSP) register. Execution of SCRIPTS instructions continues until an error condition occurs or an interrupt SCRIPTS instruction is received. At this point, the SYM53C896 interrupts the host CPU and waits for further servicing by the host system. It can execute independent Block Move instructions specifying

SCSI SCRIPTS 5-3

new byte counts and starting locations in main memory. In this manner, the SYM53C896 performs scatter/gather operations on data without requiring help from the host program, generating a host interrupt, or programming of an external DMA controller.

Figure 5.1 SCRIPTS Overview



# 5.2 Block Move Instructions

For Block Move instructions, bits 5 and 4 (SIOM and DIOM) in the DMA Mode (DMODE) register determine whether the source/destination address resides in memory or I/O space. When data is moved onto the SCSI bus, SIOM controls whether that data comes from I/O or memory space. When data is moved off of the SCSI bus, DIOM controls whether that data goes to I/O or memory space.

#### 5.2.1 First Dword

Figure 5.2 Block Move Instruction - First Dword

31	30	29	28	27	26	24	23	0
		D	CMD	Regist	er			DBC Register
IT	Γ[1:0]	IA	TIA	OPC	SCS	SIP[2:0]		TC[23:0]

IT[1:0] Instruction Type-Block Move

[31:30]

### IA Indirect Addressing Direct

29

When this bit is cleared, user data is moved to or from the 32-bit data start address for the Block Move instruction. The value is loaded into the chip's address register and incremented as data is transferred. The address of the data to move is in the second dword of this instruction.

When the EN64DBMV bit in Chip Control 1 (CCNTL1) is set, a third dword is fetched to provide the upper dword of a 64-bit address. The upper dword address will be fetched along with the instruction and loaded into the Dynamic Block Move Selector (DBMS) register.

If the EN64DBMV bit is cleared, then the upper dword address is pulled from the Static Block Move Selector (SBMS) register.

The byte count and absolute address are as follows:

Command	Byte Count
Lower d	word Address of Data
Upper dword add	dress of data (EN64DBMV = 1)

#### Indirect

When set, the 32-bit user data start address for the Block Move is the address of a pointer to the actual data buffer address. The value at the 32-bit start address is loaded into the chip's DMA Next Address (DNAD) register using a third dword fetch (4-byte transfer across the host computer bus).

Use the fetched byte count, but fetch the data address from the address in the instruction.

If 64-bit addressing is desired, the upper dword of the address is stored in the Static Block Move Selector (SBMS) register. When the value in SBMS is 0x0, 32-bit addressing is assumed.

Command	Byte Count
Address of F	Pointer to Data

Once the data pointer address is loaded, it is executed as when the chip operates in the direct mode. This indirect feature allows specification of a table of data buffer addresses. Using the SCSI SCRIPTS compiler, the table offset is placed in the SCRIPTS at compile time. Then at the actual data transfer time, the offsets are added to the base address of the data address table by the external processor. The logical I/O driver builds a structure of addresses for an I/O rather than treating each address individually.

Note: Using indirect and table indirect addressing simultaneously is not permitted; use only one addressing method at a time.

# TIA Table Indirect 28 32-Bit Addressing

When this bit is set, the 24-bit signed value in the start address of the move is treated as a relative displacement from the value in the Data Structure Address (DSA) register. Both the transfer count and the source/ destination address are fetched from this location.

Use the signed integer offset in bits [23:0] of the second four bytes of the instruction, added to the value in the Data Structure Address (DSA) register, to fetch first the byte count and then the data address. The signed value is combined with the data structure base address to generate the physical address used to fetch values from the data structure. Sign-extended values of all ones for negative values are allowed, but bits [31:24] are ignored.

Command	Not Used
Don't Care	Table Offset

Note:

Using indirect and table indirect addressing simultaneously is not permitted; use only one addressing method at a time.

Prior to the start of an I/O, load the Data Structure Address (DSA) register with the base address of the I/O data structure. Any address on a dword boundary is allowed.

After a Table Indirect opcode is fetched, the Data Structure Address (DSA) is added to the 24-bit signed offset value from the opcode to generate the address of the required data; both positive and negative offsets are allowed. A subsequent fetch from that address brings the data values into the chip.

For a MOVE instruction, the 24-bit byte count is fetched from system memory. Then the 32-bit physical address is brought into the SYM53C896. Execution of the move begins at this point.

SCRIPTS can directly execute operating system I/O data structures, saving time at the beginning of an I/O operation. The I/O data structure can begin on any dword boundary and may cross system segment boundaries.

There are two restrictions on the placement of pointer data in system memory:

- The eight bytes of data in the MOVE instruction must be contiguous, as shown below, and
- Indirect data fetches are not available during execution of a Memory-to-Memory DMA operation

# 00 Byte Count Physical Data Address

# 64-Bit Addressing

If the enable 64-bit Table Indirect Block Move (EN64TIBMV) bit is clear, then table indirect block moves will remain as 2 dword opcodes plus a 2 dword table entry and the upper 32 bits of the address will be pulled from the Static Block Move Selector (SBMS) (which is loaded manually) when doing data transfers during block move operations.


If the enable 64-bit Table Indirect Block Move (EN64TIBMV) bit is set and the 64-bit Table Indirect Index Mode (64TIMOD) bit is cleared, then bits [28:24] of the first dword of the table entry (where the byte count is located) will select one of the 16 scratch registers or any of the six 64-bit selector registers (for a total of 22 selector choices) as a selector for the upper 32-bit address. Please see the Table Indirect Index mode mapping table for a breakdown of index values and the corresponding registers selected. The selected address will get loaded into the DMA Next Address 64 (DNAD64) automatically.

Note:

If EN64TIBMV is set and 64TIMOD is set then bits [31:24] of the first dword of the table entry (where the byte count is located) will be loaded directly into DMA Next Address 64 (DNAD64) to provide a 40-bit address.

The format for the table indirect entries for each mode is shown below. The table for Table Indirect block moves upper 32-bit address locations summarizes the available modes for table indirect block moves.

Index Mode 0 (64TIMOD clear) table entry format:



Index Mode 1 (64TIMOD set) table entry format:




Table Indirect block moves upper 32-bit address locations:

EN64TIBMV	64TIMOD	Upper 32 bit Data Address Comes From
0	0	SBMS
0	1	SBMS
1	0	ScratchC-J, MMWS, MMRS, SFS, DRS, SBMS, DBMS
1	1	1st Table Entry dword bits 24–31 (40-bit addressing only)

Table Indirect Index mode mapping:

Index Value	Selector Used
0x00	Scratch C
0x01	Scratch D
0x02	Scratch E
0x03	Scratch F
0x04	Scratch G
0x05	Scratch H
0x06	Scratch I
0x07	Scratch J
0x08	Scratch K
0x09	Scratch L
0x0A	Scratch M
0x0B	Scratch N
0x0C	Scratch O
0x0D	Scratch P
0x0E	Scratch Q
0x0F	Scratch R
0x10	MMRS
0x11	MMWS
0x12	SFS

Index Value	Selector Used
0x13	DRS
0x14	SBMS
0x15	DBMS
0x16-0x1F	Illegal (will result in IID interrupt)

#### OPC Opcode

27

This 1-bit field defines the instruction to execute as a block move (MOVE).

#### **Target Mode**

OPC	Instruction Defined
0	MOVE/MOVE64
1	CHMOV/CHMOV64

The SYM53C896 verifies that it is connected to the SCSI bus as a target before executing this instruction.

The SYM53C896 asserts the SCSI phase signals (SMSG/, SC\_D/, and SI\_O/) as defined by the Phase Field bits in the instruction.

If the instruction is for the command phase, the SYM53C896 receives the first command byte and decodes its SCSI Group Code.

- If the SCSI Group Code is either Group 0, Group 1, Group 2, or Group 5, then the SYM53C896 overwrites the DMA Byte Counter (DBC) register with the length of the Command Descriptor Block: 6, 10, or 12 bytes.
- If the Vendor Unique Enhancement 0 (VUE0) bit (SCSI Control Two (SCNTL2), bit 1) is cleared and the SCSI group code is a vendor unique code, the SYM53C896 overwrites the DMA Byte Counter (DBC) register with the length of the Command Descriptor Block: 6, 10, or 12 bytes. If the VUE0 bit is set, the SYM53C896 receives the number of bytes in the byte count regardless of the group code.

 If any other Group Code is received, the DMA Byte Counter (DBC) register is not modified and the SYM53C896 requests the number of bytes specified in the DMA Byte Counter (DBC) register. If the DBC register contains 0x000000, an illegal instruction interrupt is generated.

The SYM53C896 transfers the number of bytes specified in the DMA Byte Counter (DBC) register starting at the address specified in the DMA Next Address (DNAD) register. If the Opcode bit is set and a data transfer ends on an odd byte boundary, the SYM53C896 stores the last byte in the SCSI Wide Residue (SWIDE) register during a receive operation. This byte is combined with the first byte from the subsequent transfer so that a wide transfer can complete.

If the SATN/ signal is asserted by the initiator or a parity error occurred during the transfer, it is possible to halt the transfer and generate an interrupt. The Disable Halt on Parity Error or ATN bit in the SCSI Control One (SCNTL1) register controls whether the SYM53C896 halts on these conditions immediately, or waits until completion of the current Move.

#### **Initiator Mode**

OPC	Instruction Defined
0	CHMOV/CHMOV64
1	MOVE/MOVE64

The SYM53C896 verifies that it is connected to the SCSI bus as an initiator before executing this instruction.

The SYM53C896 waits for an unserviced phase to occur. An unserviced phase is defined as any phase (with SREQ/ asserted) for which the SYM53C896 has not yet transferred data by responding with a SACK/.

The SYM53C896 compares the SCSI phase bits in the DMA Command (DCMD) register with the latched SCSI phase lines stored in the SCSI Status One (SSTAT1) register. These phase lines are latched when SREQ/ is asserted.

If the SCSI phase bits match the value stored in the SCSI Status One (SSTAT1) register, the SYM53C896 transfers the number of bytes specified in the DMA Byte Counter (DBC) register starting at the address pointed to by the DMA Next Address (DNAD) register. If the opcode bit is cleared and a data transfer ends on an odd byte boundary, the SYM53C896 stores the last byte in the SCSI Wide Residue (SWIDE) register during a receive operation, or in the SCSI Output Data Latch (SODL) register during a send operation. This byte is combined with the first byte from the subsequent transfer so that a wide transfer can complete.

If the SCSI phase bits do not match the value stored in the SCSI Status One (SSTAT1) register, the SYM53C896 generates a phase mismatch interrupt and the instruction is not executed.

During a Message-Out phase, after the SYM53C896 has performed a select with Attention (or SATN/ is manually asserted with a Set ATN instruction), the SYM53C896 deasserts SATN/ during the final SREQ/SACK/ handshake.

When the SYM53C896 is performing a block move for Message-In phase, it does not deassert the SACK/ signal for the last SREQ/SACK/ handshake. Clear the SACK/ signal using the Clear SACK I/O instruction.

# SCSIP[2:0] SCSI Phase

[26:24]

This 3-bit field defines the desired SCSI information transfer phase. When the SYM53C896 operates in the initiator mode, these bits are compared with the latched SCSI phase bits in the SCSI Status One (SSTAT1) register. When the SYM53C896 operates in the target mode, it asserts the phase defined in this field. The following table describes the possible combinations and the corresponding SCSI phase.

MSG	C_D	I_O	SCSI Phase
0	0	0	Data-Out
0	0	1	Data-In
0	1	0	Command
0	1	1	Status
1	0	0	Reserved-Out
1	0	1	Reserved-In
1	1	0	Message-Out
1	1	1	Message-In

# TC[23:0] Transfer Counter


[23:0]

This 24-bit field specifies the number of data bytes to be moved between the SYM53C896 and system memory. The field is stored in the DMA Byte Counter (DBC) register. When the SYM53C896 transfers data to/from memory, the DBC register is decremented by the number of bytes transferred. In addition, the DMA Next Address (DNAD) register is incremented by the number of bytes transferred. This process is repeated until the DBC register is decremented to zero. At this time, the SYM53C896 fetches the next instruction.

If bit 28 is set, indicating table indirect addressing, this field is not used. The byte count is instead fetched from a table pointed to by the Data Structure Address (DSA) register.

#### 5.2.2 Second Dword

Figure 5.3 Block Move Instruction - Second Dword



#### **Start Address**


[31:0]

This 32-bit field specifies the starting address of the data to move to/from memory. This field is copied to the DMA Next Address (DNAD) register. When the SYM53C896 transfers data to or from memory, the DNAD register is incremented by the number of bytes transferred.

When bit 29 is set, indicating indirect addressing, this address is a pointer to an address in memory that points to the data location. When bit 28 is set, indicating table indirect addressing, the value in this field is an offset into a table pointed to by the Data Structure Address (DSA). The table entry contains byte count and address information.

#### 5.2.3 Third Dword

Figure 5.4 Block Move Instruction - Third Dword



#### Start Address

[63:32]

This 32-bit field specifies the upper dword of a 64-bit starting address of data to move to/from memory. This field is copied to the Dynamic Block Move Selector (DBMS) register. The EN64DBMV bit in the Chip Control 1 (CCNTL1) register must be set for this dword to be fetched.

# 5.3 I/O Instructions

This section contains information about the I/O Instruction Register. It is divided into First Dword and Second Dword.

# 5.3.1 First Dword

Figure 5.5 First 32-Bit Word of the I/O Instruction

31 30	29 2	27	26	25	24	23	20	19 1	6 15	5 11	10	9	8	7	6	5	4	3	2	0
DCMD Register									DBC	Re	giste	•								
IT[1:0]	OPC[2	:0]	RA	TI	Sel	R		ENDID[3:0]		R	CA	ТМ	F	₹	Α	F	₹	ATN	R	

IT[1:0]

#### Instruction Type - I/O Instruction

[31:30]

OPC[2:0]

#### Opcode

[29:27]

The following Opcode bits have different meanings, depending on whether the SYM53C896 is operating in the initiator or target mode. Opcode selections 0b101–0b111 are considered Read/Write instructions, and are described Section 5.4, "Read/Write Instructions".

### **Target Mode**

OPC2	OPC1	OPC0	Instruction Defined
0	0	0	Reselect
0	0	1	Disconnect
0	1	0	Wait Select
0	1	1	Set
1	0	0	Clear

#### **Reselect Instruction**

The SYM53C896 arbitrates for the SCSI bus by asserting the SCSI ID stored in the SCSI Chip ID (SCID) register. If it loses arbitration, it tries again during the next available arbitration cycle without reporting any lost arbitration status.

If the SYM53C896 wins arbitration, it attempts to reselect the SCSI device whose ID is defined in the destination ID field of the instruction. Once the SYM53C896 wins

I/O Instructions 5-15

arbitration, it fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register. This way the SCRIPTS can move on to the next instruction before the reselection completes. It continues executing SCRIPTS until a SCRIPTS that requires a response from the initiator is encountered.

If the SYM53C896 is selected or reselected before winning arbitration, it fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DMA Next Address (DNAD) register. Manually set the SYM53C896 to the initiator mode if it is reselected, or to the target mode if it is selected.

#### Disconnect Instruction

The SYM53C896 disconnects from the SCSI bus by deasserting all SCSI signal outputs.

#### Wait Select Instruction

If the SYM53C896 is selected, it fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register.

If reselected, the SYM53C896 fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DMA Next Address (DNAD) register. Manually set the SYM53C896 to the initiator mode when it is reselected.

If the CPU sets the SIGP bit in the Interrupt Status Zero (ISTATO) register, the SYM53C896 aborts the Wait Select instruction and fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DMA Next Address (DNAD) register.

#### Set Instruction

When the SACK/ or SATN/ bits are set, the corresponding bits in the SCSI Output Control Latch (SOCL) register are set. Do not set SACK/ or SATN/ except for testing purposes. When the target bit is set, the corresponding bit in the SCSI Control Zero (SCNTLO) register is also set. When the carry bit is set, the corresponding bit in the Arithmetic Logic Unit (ALU) is set.

Note: None of the signals are set on the SCSI bus in target mode.

#### Clear Instruction

When the SACK/ or SATN/ bits are cleared, the corresponding bits are cleared in the SCSI Output Control Latch (SOCL) register. Do not set SACK/ or SATN/ except for testing purposes. When the target bit is cleared, the corresponding bit in the SCSI Control Zero (SCNTL0) register is cleared. When the carry bit is cleared, the corresponding bit in the ALU is cleared.

Note: None of the signals are cleared on the SCSI bus in the target mode.

#### **Initiator Mode**

OPC2	OPC1	OPC0	Instruction Defined
0	0	0	Select
0	0	1	Wait Disconnect
0	1	0	Wait Reselect
0	1	1	Set
1	0	0	Clear

#### Select Instruction

The SYM53C896 arbitrates for the SCSI bus by asserting the SCSI ID stored in the SCSI Chip ID (SCID) register. If it loses arbitration, it tries again during the next available arbitration cycle without reporting any lost arbitration status.

If the SYM53C896 wins arbitration, it attempts to select the SCSI device whose ID is defined in the destination ID field of the instruction. Once the SYM53C896 wins arbitration, it fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register. This way the SCRIPTS can move to the next instruction before the selection completes. It continues executing SCRIPTS until a SCRIPTS that requires a response from the target is encountered.

If the SYM53C896 is selected or reselected before winning arbitration, it fetches the next instruction from the address pointed to by the 32-bit jump address field stored

I/O Instructions 5-17

in the DMA Next Address (DNAD) register. Manually set the SYM53C896 to the initiator mode if it is reselected, or to the target mode if it is selected.

If the Select with SATN/ field is set, the SATN/ signal is asserted during the selection phase.

#### Wait Disconnect Instruction

The SYM53C896 waits for the target to perform a "legal" disconnect from the SCSI bus. A "legal" disconnect occurs when SBSY/ and SSEL/ are inactive for a minimum of one Bus Free delay (400 ns), after the SYM53C896 receives a Disconnect Message or a Command Complete Message.

#### Wait Reselect Instruction

If the SYM53C896 is selected before being reselected, it fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DMA Next Address (DNAD) register. Manually set the SYM53C896 to the target mode when it is selected.

If the SYM53C896 is reselected, it fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register.

If the CPU sets the SIGP bit in the Interrupt Status Zero (ISTATO) register, the SYM53C896 aborts the Wait Reselect instruction and fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DMA Next Address (DNAD) register.

#### **Set Instruction**

When the SACK/ or SATN/ bits are set, the corresponding bits in the SCSI Output Control Latch (SOCL) register are set. When the target bit is set, the corresponding bit in the SCSI Control Zero (SCNTLO) register is also set. When the carry bit is set, the corresponding bit in the ALU is set.

#### Clear Instruction

When the SACK/ or SATN/ bits are cleared, the corresponding bits are cleared in the SCSI Output Control Latch (SOCL) register. When the target bit is cleared, the

corresponding bit in the SCSI Control Zero (SCNTL0) register is cleared. When the carry bit is cleared, the corresponding bit in the ALU is cleared.

# RA Relative Addressing Mode

26

When this bit is set, the 24-bit signed value in the DMA Next Address (DNAD) register is used as a relative displacement from the current DMA SCRIPTS Pointer (DSP) address. Use this bit only in conjunction with the Select, Reselect, Wait Select, and Wait Reselect instructions. The Select and Reselect instructions can contain an absolute alternate jump address or a relative transfer address.

#### TI Table Indirect Mode

25

When this bit is set, the 24-bit signed value in the DMA Byte Counter (DBC) register is added to the value in the Data Structure Address (DSA) register, and used as an offset relative to the value in the Data Structure Address (DSA) register. The SCSI Control Three (SCNTL3) value, SCSI ID, synchronous offset and synchronous period are loaded from this address. Prior to the start of an I/O, load the Data Structure Address (DSA) with the base address of the I/O data structure. Any address on a dword boundary is allowed. After a Table Indirect opcode is fetched, the Data Structure Address (DSA) is added to the 24-bit signed offset value from the opcode to generate the address of the required data. Both positive and negative offsets are allowed. A subsequent fetch from that address brings the data values into the chip.

SCRIPTS can directly execute operating system I/O data structures, saving time at the beginning of an I/O operation. The I/O data structure can begin on any dword boundary and may cross system segment boundaries. There are two restrictions on the placement of data in system memory:

- The I/O data structure must lie within the 8 Mbytes above or below the base address.
- An I/O command structure must have all four bytes contiguous in system memory, as shown below. The offset/period bits are ordered as in the SCSI Transfer (SXFER) register. The configuration bits are ordered as in the SCSI Control Three (SCNTL3) register.

I/O Instructions 5-19

Config	ID	Offset/period	00
--------	----	---------------	----

Use this bit only in conjunction with the Select, Reselect, Wait Select, and Wait Reselect instructions. It is allowable to set bits 25 and 26 individually or in combination:

	Bit 25	Bit 26
Direct	0	0
Table Indirect	0	1
Relative	1	0
Table Relative	1	1

#### Direct

Uses the device ID and physical address in the instruction.

Command	ID	Not Used	Not Used				
	Absolute Alternate Address						

#### **Table Indirect**

Uses the physical jump address, but fetches data using the table indirect method.

Command	Table Offset				
Absolute Alte	ernate Address				

#### Relative

Uses the device ID in the instruction, but treats the alternate address as a relative jump.

Command	ID	Not Used	Not Used		
	Absolut	e Jump Offset			

#### **Table Relative**

Treats the alternate jump address as a relative jump and fetches the device ID, synchronous offset, and synchronous period indirectly. The value in bits [23:0] of

the first four bytes of the SCRIPTS instruction is added to the data structure base address to form the fetch address.

	Command	Table Offset	
	Alternate Ju	mp Offset	<u>-</u>
Sel	selection phase wh Select instruction. set this bit for the	nen the SYM53C8 When operating i Select instruction	asserted during the 896 is executing a n the initiator mode, . If this bit is set on astruction interrupt is
R	Reserved		[23:20]
ENDID[3:0]	Encoded SCSI De This 4-bit field speci instruction.		[19:16] on SCSI ID for an I/O
R	Reserved		[15:11]
CA	Set/Clear Carry This bit is used in instruction to set o with a Set instruction Clearing this bit with Carry bit in the AL	r clear the Carry on asserts the Ca th a Clear instruc	bit. Setting this bit arry bit in the ALU.
TM		conjunction with a clear the target ron configures the sets bit 0 of the 3. Clearing this bit es the SYM53C8	mode. Setting this bit e SYM53C896 as a SCSI Control Zero with a Clear 896 as an initiator
R	Reserved		[8:7]
Α	Set/Clear SACK/		6
R	Reserved		[5:4]

I/O Instructions 5-21

# ATN Set/Clear SATN/

These two bits are used in conjunction with a Set or Clear instruction to assert or deassert the corresponding SCSI control signal. Bit 6 controls the SCSI SACK/ signal. Bit 3 controls the SCSI SATN/ signal.

The Set instruction is used to assert SACK/ and/or SATN/ on the SCSI bus. The Clear instruction is used to deassert SACK/ and/or SATN/ on the SCSI bus. The corresponding bit in the SCSI Output Control Latch (SOCL) register will be set or cleared depending on the instruction used.


Since SACK/ and SATN/ are initiator signals, they are not asserted on the SCSI bus unless the SYM53C896 is operating as an initiator or the SCSI Loopback Enable bit is set in the SCSI Test Two (STEST2) register.

The Set/Clear SCSI ACK/, ATN/ instruction is used after message phase Block Move operations to give the initiator the opportunity to assert attention before acknowledging the last message byte. For example, if the initiator wishes to reject a message, it issues an Assert SCSI ATN instruction before a Clear SCSI ACK instruction.

R Reserved [2:0]

#### 5.3.2 Second Dword

Figure 5.6 Second 32-Bit Word of the I/O Instruction



SA Start Address

[31:0]

3

This 32-bit field contains the memory address to fetch the next instruction if the selection or reselection fails.

If relative or table relative addressing is used, this value is a 24-bit signed offset relative to the current DMA SCRIPTS Pointer (DSP) register value.

# 5.4 Read/Write Instructions

The Read/Write instruction supports addition, subtraction, and comparison of two separate values within the chip. It performs the desired operation on the specified register and the SCSI First Byte Received (SFBR) register, then stores the result back to the specified register or the SFBR. If the COM bit (DMA Control (DCNTL), bit 0) is cleared, Read/Write instructions cannot be used.

### 5.4.1 First Dword

Figure 5.7 Read/Write Instruction - First Dword

31 30	29 27	26 24	23	22 16	15 8	7	6 0	
DCMD Register				DBC Register				
IT[1:0]	OPC[2:0]	O[2:0]	D8	A[6:0]	ImmD	A7	R-Must be 0	

IT[1:0] Instruction Type - Read/Write Instruction [31:30]

The Read/Write instruction uses operator bits [26:24] in conjunction with the opcode bits to determine which instruction is currently selected.

OPC[2:0] Opcode [29:27]

The combinations of these bits determine if the instruction is a Read/Write or an I/O instruction. Opcodes 0b000 through 0b100 are considered I/O instructions.

O[2:0] Operator [26:24]

These bits are used in conjunction with the opcode bits to determine which instruction is currently selected. Refer to Table 5.1 for field definitions.

D8 Use data8/SFBR 23

When this bit is set, SCSI First Byte Received (SFBR) is used instead of the data8 value during a Read-Modify-Write instruction (see Table 5.1). This allows the user to add two register values.


A[6:0] Register Address - A[6:0] [22:16]

It is possible to change register values from SCRIPTS in read-modify-write cycles or move to/from SCSI First Byte Received (SFBR) cycles. A[6:0] selects an 8-bit source/destination register within the SYM53C896.

ImmD	Immediate Data	[15:8]
	This 8-bit value is used as a second operand in and arithmetic functions.	logical
A7	<b>Upper Register Address Line [A7]</b> This bit is used to access registers 0x80–0xFF.	7
R	Reserved	[6:0]

#### 5.4.2 Second Dword

Figure 5.8 Read/Write Instruction - Second Dword



DA Destination Address [31:0]
This field contains the 32-bit destination address where

the data is to move.

# 5.4.3 Read-Modify-Write Cycles

During these cycles the register is read, the selected operation is performed, and the result is written back to the source register.

The Add operation is used to increment or decrement register values (or memory values if used in conjunction with a Memory-to-Register Move operation) for use as loop counters.

Subtraction is not available when SCSI First Byte Received (SFBR) is used instead of data8 in the instruction syntax. To subtract one value from another when using SFBR, first XOR the value to subtract (subtrahend) with 0xFF, and add 1 to the resulting value. This creates the 2s compliment of the subtrahend. The two values are then added to obtain the difference.

# 5.4.4 Move To/From SFBR Cycles

All operations are read-modify-writes as shown in Table 5.1. However, two registers are involved, one of which is always the SCSI First Byte Received (SFBR). The possible functions of this instruction are:

5-24

- Write one byte (value contained within the SCRIPTS instruction) into any chip register.
- Move to/from the SCSI First Byte Received (SFBR) from/to any other register.
- Alter the value of a register with AND, OR, ADD, XOR, SHIFT LEFT, or SHIFT RIGHT operators.
- After moving values to the SCSI First Byte Received (SFBR), the compare and jump, call, or similar instructions are used to check the value.
- A Move-to-SFBR followed by a Move-from-SFBR is used to perform a register to register move.

Table 5.1 Read/Write Instructions

Operator	Opcode 111 Read-Modify-Write	Opcode 110 Move to SFBR	Opcode 101 Move from SFBR		
000	Move data into register. Syntax: "Move data8 to RegA"	Move data into SCSI First Byte Received (SFBR) register. Syntax: "Move data8 to SFBR"	Move data into register. Syntax: "Move data8 to RegA"		
0011	Shift register one bit to the left and place the result in the same register. Syntax: "Move RegA SHL RegA"	Shift register one bit to the left and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA SHL SFBR"	Shift the SFBR register one bit to the left and place the result in the register. Syntax: "Move SFBR SHL RegA"		
010	OR data with register and place the result in the same register. Syntax: "Move RegA   data8 to RegA"	OR data with register and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA   data8 to SFBR"	OR data with SFBR and place the result in the register. Syntax: "Move SFBR   data8 to RegA"		
011	XOR data with register and place the result in the same register. Syntax: "Move RegA XOR data8 to RegA"	XOR data with register and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA XOR data8 to SFBR"	XOR data with SFBR and place the result in the register. Syntax: "Move SFBR XOR data8 to RegA"		
100	AND data with register and place the result in the same register. Syntax: "Move RegA & data8 to RegA"	AND data with register and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA & data8 to SFBR"	AND data with SFBR and place the result in the register. Syntax: "Move SFBR & data8 to RegA"		

Table 5.1 Read/Write Instructions (Cont.)

Operator	Opcode 111 Read-Modify-Write	Opcode 110 Move to SFBR	Opcode 101 Move from SFBR		
101 <sup>1</sup>	Shift register one bit to the right and place the result in the same register. Syntax: "Move RegA SHR RegA"	Shift register one bit to the right and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA SHR SFBR"	Shift the SFBR register one bit to the right and place the result in the register. Syntax: "Move SFBR SHR RegA"		
110	Shift register one bit to the right and place the result in the same register. Syntax:	Add data to register without carry and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA + data8 to SFBR"	Add data to SFBR without carry and place the result in the register. Syntax: "Move SFBR + data8 to RegA"		
111	carry and place the result in the same register. Syntax: "Move RegA +	Add data to register with carry and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA + data8 to SFBR with carry"	Add data to SFBR with carry and place the result in the register. Syntax: "Move SFBR + data8 to RegA with carry"		

<sup>1.</sup> Data is shifted through the Carry bit and the Carry bit is shifted into the data byte. Miscellaneous Notes:

Substitute the desired register name or address for "RegA" in the syntax examples. data8 indicates eight bits of data.

Use SFBR instead of data8 to add two register values.

# 5.5 Transfer Control Instructions

This section describes transfer control instructions for the First Dword, Second Dword, and Third Dword.

# 5.5.1 First Dword

Figure 5.9 Transfer Control Instructions - First Dword

31 30	29 27	26 24	23	22	21	20	19	18	17	16	15	8	7	0_
	gister									DBC Register				
IT[1:0]	OPC[2:0]	SCSIP[2:0]	RA	J	СТ	IF	TF	CD	СР	VP	MC		DC	$\Box$

IT[1:0] Instruction Type - Transfer Control Instruction

OPC[2:0] Opcode [29:27]

This 3-bit field specifies the type of transfer control instruction to execute. All transfer control instructions can be conditional. They can be dependent on a true/false comparison of the ALU Carry bit or a comparison of the SCSI information transfer phase with the Phase field, and/or a comparison of the First Byte Received with the Data Compare field. Each instruction can operate in the initiator or target mode.

OPC2	OPC1	OPC0	Instruction Defined
0	0	0	Jump
0	0	1	Call
0	1	0	Return
0	1	1	Interrupt
_1	Χ	Χ	Reserved

#### **Jump Instruction**

The SYM53C896 can do a true/false comparison of the ALU carry bit, or compare the phase and/or data as defined by the Phase Compare, Data Compare and True/False bit fields. If the comparisons are true, then it loads the DMA SCRIPTS Pointer (DSP) register with the contents of the DMA SCRIPTS Pointer Save (DSPS)

[31:30]

register. The DSP register now contains the address of the next instruction.

If the comparisons are false, the SYM53C896 fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register, leaving the instruction pointer unchanged.

When the JUMP64 instruction is used, a third dword is fetched and loaded into the SCRIPTS Fetch Selector (SFS) register. Bit 22 indicates whether the jump is to a 32-bit address (0) or a 64-bit address (1). All combinations of jumps are still valid for JUMP64.

#### Call Instruction

The SYM53C896 can do a true/false comparison of the ALU carry bit, or compare the phase and/or data as defined by the Phase Compare, Data Compare, and True/False bit fields. If the comparisons are true, it loads the DMA SCRIPTS Pointer (DSP) register with the contents of the DMA SCRIPTS Pointer Save (DSPS) register and that address value becomes the address of the next instruction.

When the SYM53C896 executes a Call instruction, the instruction pointer contained in the DMA SCRIPTS Pointer (DSP) register is stored in the Temporary (TEMP) register. Since the TEMP register is not a stack and can only hold one dword, nested call instructions are not allowed.

If the comparisons are false, the SYM53C896 fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register and the instruction pointer is not modified.

#### Return Instruction

The SYM53C896 can do a true/false comparison of the ALU carry bit, or compare the phase and/or data as defined by the Phase Compare, Data Compare, and True/False bit fields. If the comparisons are true, it loads the DMA SCRIPTS Pointer (DSP) register with the contents of the DMA SCRIPTS Pointer Save (DSPS) register. That address value becomes the address of the next instruction.

When a Return instruction is executed, the value stored in the Temporary (TEMP) register is returned to the DMA SCRIPTS Pointer (DSP) register. The SYM53C896 does not check to see whether the Call instruction has already been executed. It does not generate an interrupt if a Return instruction is executed without previously executing a Call instruction.

If the comparisons are false, the SYM53C896 fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register and the instruction pointer is not modified.

# **Interrupt Instruction**

The SYM53C896 can do a true/false comparison of the ALU carry bit, or compare the phase and/or data as defined by the Phase Compare, Data Compare, and True/False bit fields. If the comparisons are true, the SYM53C896 generates an interrupt by asserting the IRQ/ signal.

The 32-bit address field stored in the DMA SCRIPTS Pointer Save (DSPS) register can contain a unique interrupt service vector. When servicing the interrupt, this unique status code allows the Interrupt Service Routine to quickly identify the point at which the interrupt occurred.

The SYM53C896 halts and the DMA SCRIPTS Pointer (DSP) register must be written to before starting any further operation.

# Interrupt-on-the-Fly Instruction

The SYM53C896 can do a true/false comparison of the ALU carry bit or compare the phase and/or data as defined by the Phase Compare, Data Compare, and True/False bit fields. If the comparisons are true, and the Interrupt-on-the-Fly bit Interrupt Status Zero (ISTATO) bit 2) is set, the SYM53C896 asserts the Interrupt-on-the-Fly bit.

# SCSIP[2:0] SCSI Phase [26:24]

This 3-bit field corresponds to the three SCSI bus phase signals that are compared with the phase lines latched when SREQ/ is asserted. Comparisons can be performed to determine the SCSI phase actually being driven on the

SCSI bus. The following table describes the possible combinations and their corresponding SCSI phase. These bits are only valid when the SYM53C896 is operating in the initiator mode. Clear these bits when the SYM53C896 is operating in the target mode.

MSG	C/D	I/O	SCSI Phase
0	0	0	Data-Out
0	0	1	Data-In
0	1	0	Command
0	1	1	Status
1	0	0	Reserved-Out
1	0	1	Reserved-In
1	1	0	Message-Out
1	1	1	Message-In

# RA Relative Addressing Mode

23

When this bit is set, the 24-bit signed value in the DMA SCRIPTS Pointer Save (DSPS) register is used as a relative offset from the current DMA SCRIPTS Pointer (DSP) address (which is pointing to the next instruction, not the one currently executing). The relative mode does not apply to Return and Interrupt SCRIPTS.

#### Jump/Call an Absolute Address

Start execution at the new absolute address.

Command	<b>Condition Codes</b>		
Absolute	Alternate Address		

#### Jump/Call a Relative Address

Start execution at the current address plus (or minus) the relative offset.

Command	<b>Condition Codes</b>		
Don't Care	Alternate Jump Offset		

The SCRIPTS program counter is a 32-bit value pointing to the SCRIPTS currently under execution by the SYM53C896. The next address is formed by adding the

32-bit program counter to the 24-bit signed value of the last 24 bits of the Jump or Call instruction. Because it is signed (twos compliment), the jump can be forward or backward.

A relative transfer can be to any address within a 16 Mbyte segment. The program counter is combined with the 24-bit signed offset (using addition or subtraction) to form the new execution address.

SCRIPTS programs may contain a mixture of direct jumps and relative jumps to provide maximum versatility when writing SCRIPTS. For example, major sections of code can be accessed with far calls using the 32-bit physical address, then local labels can be called using relative transfers. If a SCRIPTS is written using only relative transfers it does not require any run time alteration of physical addresses, and can be stored in and executed from a PROM.

#### J 32/64 Bit Jump

22

When this bit is cleared, the jump address is 32 bits wide. When this bit is set, the jump address is 64 bits wide.

#### CT Carry Test

21

When this bit is set, decisions based on the ALU carry bit can be made. True/False comparisons are legal, but Data Compare and Phase Compare are illegal.

#### IF Interrupt-on-the-Fly

20

When this bit is set, the interrupt instruction does not halt the SCRIPTS processor. Once the interrupt occurs, the Interrupt-on-the-Fly bit (Interrupt Status Zero (ISTATO) bit 2) is asserted.

#### TF Jump If True/False

19

This bit determines whether the SYM53C896 branches when a comparison is true or when a comparison is false. This bit applies to phase compares, data compares, and carry tests. If both the Phase Compare and Data Compare bits are set, then both compares must be true to branch on a true condition. Both compares must be false to branch on a false condition.

Bit 19	Result of Compare	Action
0	False	Jump Taken
0	True	No Jump
1	False	No Jump
1	True	Jump Taken

#### CD Compare Data

18

When this bit is set, the first byte received from the SCSI data bus (contained in the SCSI First Byte Received (SFBR) register) is compared with the Data to be Compared Field in the Transfer Control instruction. The Wait for Valid Phase bit controls when this compare occurs. The Jump if True/False bit determines the condition (true or false) to branch on.

#### **CP** Compare Phase

17

When the SYM53C896 is in the initiator mode, this bit controls phase compare operations. When this bit is set, the SCSI phase signals (latched by SREQ/) are compared to the Phase Field in the Transfer Control instruction. If they match, the comparison is true. The Wait for Valid Phase bit controls when the compare occurs. When the SYM53C896 is operating in the target mode and this bit is set it tests for an active SCSI SATN/ signal.

#### VP Wait For Valid Phase

16

If the Wait for Valid Phase bit is set, the SYM53C896 waits for a previously unserviced phase before comparing the SCSI phase and data.

If the Wait for Valid Phase bit is cleared, the SYM53C896 compares the SCSI phase and data immediately.

#### MC Data Compare Mask

[15:8]

The Data Compare Mask allows a SCRIPTS to test certain bits within a data byte. During the data compare, if any mask bits are set, the corresponding bit in the SCSI First Byte Received (SFBR) data byte is ignored. For instance, a mask of 0b01111111 and data compare value of 0b1XXXXXXX allows the SCRIPTS processor to determine whether or not the high-order bit is set while ignoring the remaining bits.


#### DC Data Compare Value

[7:0]

This 8-bit field is the data compared against the SCSI First Byte Received (SFBR) register. These bits are used in conjunction with the Data Compare Mask Field to test for a particular data value. If the COM bit (DMA Control (DCNTL), bit 0) is cleared, the value in the SFBR register may not be stable. In this case, do not use instructions using this data compare value.

### 5.5.2 Second Dword

Figure 5.10 Transfer Control Instructions - Second Dword




#### **Jump Address**

[31:0]

This 32-bit field contains the address of the next instruction to fetch when a jump is taken. Once the SYM53C896 fetches the instruction from the address pointed to by these 32 bits, this address is incremented by 4, loaded into the DMA SCRIPTS Pointer (DSP) register and becomes the current instruction pointer.

#### 5.5.3 Third Dword

Figure 5.11 Transfer Control Instructions - Third Dword



#### **JUMP64 Address**

[31:0]

This 32-bit field contains the upper dword of a 64-bit address of the next instruction to fetch when a JUMP64 is taken.

## 5.6 Memory Move Instructions

For Memory Move instructions, bits 5 and 4 (SIOM and DIOM) in the DMA Mode (DMODE) register determine whether the source or destination addresses reside in memory or I/O space. By setting these bits appropriately, data may be moved within memory space, within I/O space, or between the two address spaces.

The Memory Move instruction is used to copy the specified number of bytes from the source address to the destination address.

For memory moves where the data read is from the 64-bit address space, the upper dword of the address resides in the Memory Move Read Selector (MMRS) register. For memory moves where the data is written to the 64-bit address space, the upper dword of the address resides in the Memory Move Write Selector (MMWS) register.

Allowing the SYM53C896 to perform memory moves frees the system processor for other tasks and moves data at higher speeds than available from current DMA controllers. Up to 16 Mbytes may be transferred with one instruction. There are two restrictions:

- Both the source and destination addresses must start with the same address alignment (A[1:0]) must be the same). If the source and destination are not aligned, then an illegal instruction interrupt occurs. For the PCI Cache Line Size register setting to take effect, the source and destination must be the same distance from a cache line boundary.
- Indirect addresses are not allowed. A burst of data is fetched from the source address, put into the DMA FIFO and then written out to the destination address. The move continues until the byte count decrements to zero, then another SCRIPTS is fetched from system memory.

The DMA SCRIPTS Pointer Save (DSPS) and Data Structure Address (DSA) registers are additional holding registers used during the Memory Move. However, the contents of the Data Structure Address (DSA) register are preserved.

#### 5.6.1 First Dword

Figure 5.12 Memory Move Instructions - First Dword

31	29	28	25	24	23	16 15	8 7	0
	DCMD Register					DBC Reg	gister	
ı	T[2:0]		R	NF TC[23:0]				

IT[2:0] Instruction Type - Memory Move

R Reserved [28:25]

These bits are reserved and must be zero. If any of these bits are set, an illegal instruction interrupt occurs.

NF No Flush 24

When this bit is set, the SYM53C896 performs a Memory Move without flushing the prefetch unit. When this bit is cleared, the Memory Move instruction automatically flushes the prefetch unit. Use the No Flush option if the source and destination are not within four instructions of the current Memory Move instruction.

Note: This bit has no effect unless the Prefetch Enable bit in the

DMA Control (DCNTL) register is set. For information on

SCRIPTS instruction prefetching, see Chapter 2, "Functional Description".

TC[23:0] Transfer Count [23:0]

The number of bytes to transfer is stored in the lower 24 bits of the first instruction word.

## 5.6.2 Read/Write System Memory from a SCRIPTS

By using the Memory Move instruction, single or multiple register values are transferred to or from system memory.

Because the SYM53C896 responds to addresses as defined in the Base Address Register Zero (I/O) or Base Address Register One (MEMORY) registers, it can be accessed during a Memory Move operation if the source or destination address decodes to within the chip's register space. If this occurs, the register indicated by the lower seven bits of the address is taken as the data source or destination. In this way, register values are

[31:29]


saved to system memory and later restored, and SCRIPTS can make decisions based on data values in system memory.

The SCSI First Byte Received (SFBR) is not writable using the CPU, and therefore not by a Memory Move. However, it can be loaded using SCRIPTS Read/Write operations. To load the SFBR with a byte stored in system memory, first move the byte to an intermediate SYM53C896 register (for example, a SCRATCH register), and then to the SCSI First Byte Received (SFBR).

The same address alignment restrictions apply to register access operations as to normal memory-to-memory transfers.

#### 5.6.3 Second Dword

Figure 5.13 Memory Move Instructions - Second Dword



#### 5.6.4 Third Dword

Figure 5.14 Memory Move Instructions - Third Dword


31	24 23 1	6 15	8 7	0		
TEMP Register						

#### **TEMP Register**

[31:0]

These bits contain the destination address for the Memory Move.

If the destination address is in the 64-bit address space, the bits will be contained in the Memory Move Write Selector (MMWS) register.



## 5.7 Load/Store Instructions

The Load/Store instructions provide a more efficient way to move data from/to memory to/from an internal register in the chip without using the normal memory move instruction.

The load/store instructions are represented by two-dword opcodes. The first dword contains the DMA Command (DCMD) and DMA Byte Counter (DBC) register values. The second dword contains the DMA SCRIPTS Pointer Save (DSPS) value. This is either the actual memory location of where to load/store, or the offset from the Data Structure Address (DSA), depending on the value of bit 28 (DSA Relative).

For load operations where the data is read from the 64-bit address space, the upper dword of address resides in the Memory Move Read Selector (MMRS) register. For store operations where the data is written to the 64-bit address space, the upper dword of address resides in the Memory Move Write Selector (MMWS) register.

A maximum of 4 bytes may be moved with these instructions. The register address and memory address must have the same byte alignment, and the count set such that it does not cross dword boundaries. The memory address may not map back to the chip, excluding RAM and ROM. If it does, a PCI read/write cycle occurs (the data does not actually transfer to/from the chip), and the chip issues an interrupt (Illegal Instruction Detected) immediately following.

Bits A1, A0	Number of Bytes Allowed to Load/Store
00	One, two, three or four
01	One, two, or three
10	One or two
11	One

The SIOM and DIOM bits in the DMA Mode (DMODE) register determine whether the destination or source address of the instruction is in Memory space or I/O space, as illustrated in the following table. The Load/Store utilizes the PCI commands for I/O read and I/O write to access the I/O space.

Bit	Source	Destination		
SIOM (Load)	Memory	Register		
DIOM (Store)	Register	Memory		

#### 5.7.1 First Dword

Figure 5.15 Load/Store Instruction - First Dword

31	29	28	27 26	25	24	23 16	15 3	2	0	
DCMD Register					DBC Register					
IT[2	2:0]	DSA	R	NF	LS	A[7:0]	A[7:0] R			

IT[2:0] Instruction Type [31:29]
These bits should be 0b111, indicating the Load/Store

instruction.


DSA DSA Relative 28

When this bit is cleared, the value in the DMA SCRIPTS Pointer Save (DSPS) is the actual 32-bit memory address used to perform the Load/Store to/from. When this bit is set, the chip determines the memory address to perform the Load/Store to/from by adding the 24 bit signed offset value in the DMA SCRIPTS Pointer Save (DSPS) to the Data Structure Address (DSA).

R	Reserved [27:26]
NF	No Flush (Store instruction only)  When this bit is set, the SYM53C896 performs a Store without flushing the prefetch unit. When this bit is cleared, the Store instruction automatically flushes the prefetch unit. Use No Flush if the source and destination are not within four instructions of the current Store instruction. This bit has no effect on the Load instruction.
Note:	This bit has no effect unless the Prefetch Enable bit in the DMA Control (DCNTL) register is set. For information on SCRIPTS instruction prefetching, see Chapter 2, "Functional Description".
LS	Load/Store When this bit is set, the instruction is a Load. When cleared, it is a Store.
A[7:0]	Register Address [23:16] A[7:0] selects the register to load/store to/from within the SYM53C896.
R	Reserved [15:3]
ВС	Byte Count This value is the number of bytes to load/store.  [2:0]

#### 5.7.2 Second Dword

Figure 5.16 Load/Store Instructions - Second Dword



#### Memory I/O Address / DSA Offset

[31:0]

This is the actual memory location of where to load/store, or the offset from the Data Structure Address (DSA) register value.

# Chapter 6 Specifications

This chapter specifies the SYM53C896 electrical and mechanical characteristics. It is divided into the following sections:

- Section 6.1, "DC Characteristics"
- Section 6.2, "TolerANT Technology Electrical Characteristics"
- Section 6.3, "AC Characteristics"
- Section 6.4, "PCI and External Memory Interface Timing Diagrams"
- Section 6.5, "SCSI Timing Diagrams"

## 6.1 DC Characteristics

Table 6.1 Absolute Maximum Stress Ratings

Symbol	Parameter	Min	Max <sup>1</sup>	Unit	Test Conditions
T <sub>STG</sub>	Storage temperature	<b>-55</b>	150	°C	_
V <sub>DD</sub>	Supply voltage	-0.5	4.5	V	_
V <sub>IN</sub>	Input voltage	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V	_
l <sub>LP</sub> <sup>2</sup>	Latch-up current	±150	_	mA	-
ESD <sup>3</sup>	Electrostatic discharge	-	2 K	V	MIL-STD 883C, Method 3015.7

Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions beyond those indicated in the Operating Conditions section of the manual is not implied.

<sup>2.</sup> -2 V < VPIN < 8 V.

<sup>3.</sup> SCSI pins only.

Table 6.2 Operating Conditions

Symbol	Parameter	Min	Max <sup>1</sup>	Unit	Test Conditions
V <sub>DD</sub>	Supply voltage	3.13	3.47	V	_
I <sub>DD</sub>	Supply current (dynamic) <sup>2</sup>	_	200	mA	_
I <sub>DD-I/O</sub>	LVD Mode Supply Current (dynamic)	-	600	mA	RBIAS = $9.76 \text{ k}\Omega$ V <sub>DD</sub> = $3.3 \text{ V}$
I <sub>DD</sub>	Supply current (static)	_	1	mA	_
T <sub>A</sub>	Operating free air	0	70	°C	_
$\theta_{JA}$	Thermal resistance (junction to ambient air)	_	20	°C/W	_


<sup>1.</sup> Conditions that exceed the operating limits may cause the device to function incorrectly.

Table 6.3 LVD Driver SCSI Signals—SD[15:0], SDP[1:0], SREQ/, SREQ2/, SACK/, SACK2/, SMSG/, SIO/, SCD/, SATN/, SBSY/, SSEL/, SRST/

Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>O</sub> +	Source (+) current	-7	-13	mA	Asserted state
I <sub>0</sub> -	Sink (-) current	7	13	mA	Asserted state
I <sub>O</sub> +	Source (+) current	3.5	6.5	mA	Negated state
I <sub>0</sub> -	Sink (-) current	-3.5	-6.5	mA	Negated state
I <sub>OZ</sub>	3-state leakage	-20	20	μΑ	0, V <sub>DD</sub> = 3 max

Note: V<sub>CM</sub> = 0.7–1.8 V (Common Mode, nominal ~1.2 V), R<sub>L</sub> = 0–110  $\Omega$ , R<sub>bias</sub> = 9.76 k $\Omega$ .

Figure 6.1 LVD Driver



<sup>2.</sup> Core and analog supply only.

Table 6.4 LVD Receiver SCSI Signals—SD[15:0], SDP[1:0], SREQ/, SREQ2/, SACK/, SACK2/, SMSG/, SIO/, SCD/, SATN/, SBSY/, SSEL/, SRST/

Symbol	Parameter	Min	Max	Units	Test Condition
VI	LVD receiver voltage asserting	120	_	mV	AC Test
VI	LVD receiver voltage negating	_	-120	mV	At Speed

Note:  $V_{CM} = 0.7-1.8 \text{ V}$  (Common Mode Voltage, nominal ~1.2 V).

Figure 6.2 LVD Receiver




Table 6.5 A and B DIFFSENS SCSI Signals

Symbol	Parameter	Min	Max	Unit	Test Conditions
V <sub>IH</sub>	HVD sense voltage	2.4	5.0	V	Note 1
V <sub>S</sub>	LVD sense voltage	0.7	1.9	V	Note 1
V <sub>IL</sub>	SE sense voltage	V <sub>SS</sub> -0.3	0.5	V	Note 1
I <sub>OZ</sub>	3-state leakage	-10	10	μΑ	0 V <sub>DD</sub> = 3 Max

<sup>1.</sup> Functional test specified  $V_{\text{IH}}/V_{\text{IL}}$  for each mode.

Table 6.6 Input Capacitance

Symbol	Parameter	Min	Max	Unit	Test Conditions
C <sub>I</sub>	Input capacitance of input pads	_	7	pF	Guaranteed by design
C <sub>IO</sub>	Input capacitance of I/O pads	_	15	pF	Guaranteed by design

DC Characteristics 6-3

Table 6.7 Bidirectional Signals—GPIO0\_FETCH/, GPIO1\_MASTER/, GPIO2, GPIO3, GPIO4, MAD[7:0]<sup>1</sup>

Symbol	Parameter	Min	Max	Unit	Test Conditions
V <sub>IH</sub>	Input high voltage	2.0	5.0	V	-
V <sub>IL</sub>	Input low voltage	V <sub>SS</sub> -0.5	0.8	V	_
V <sub>OH</sub>	Output high voltage	2.4 V <sub>DD</sub>	_	V	-8 mA dynamic
V <sub>OL</sub>	Output low voltage	V <sub>SS</sub>	0.4	V	8 mA dynamic
I <sub>OZ</sub>	3-state leakage	-10	10	μΑ	0, 5.25 V
I <sub>PULL</sub>	Pull down current	+7.5	+75	μΑ	_

<sup>1.</sup> For channels A and B (except MAD[7:0]).

Table 6.8 Output Signals—MAS/[1:0], MCE/, MOE/\_TESTOUT<sup>1</sup>, MWE/, TDO

Symbol	Parameter	Min	Max	Unit	Test Conditions
V <sub>OH</sub>	Output high voltage	2.4 V <sub>DD</sub>	_	V	-4 mA dynamic
V <sub>OL</sub>	Output low voltage	V <sub>SS</sub>	0.4	V	4 mA dynamic
l <sub>oz</sub>	3-state leakage	-10	10	μΑ	0, 5.25 V

<sup>1.</sup> MOE/\_TESTOUT is not tested for 3-state leakage. It cannot be 3-stated.

Table 6.9 Bidirectional Signals—AD[63:0], C\_BE[7:0]/, FRAME/, IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, PAR, PAR64, REQ64/, ACK64/

Symbol	Parameters Min		Max	Unit	Test Conditions
V <sub>IH</sub>	Input high voltage	0.5 V <sub>DD MAX</sub>	5.0	V	V <sub>DD</sub> 3 Max
V <sub>IL</sub>	Input low voltage	-0.5	0.3 V <sub>DD MIN</sub>	V	V <sub>DD</sub> 3 Min
V <sub>OH</sub>	Output high voltage	0.9 V <sub>DD MIN</sub>	_	V	–500 μΑ
V <sub>OL</sub>	Output low voltage	_	0.1 V <sub>DD MIN</sub>	V	1500 μΑ
V <sub>OH</sub>	5 V TolerANT output high voltage	2.4	_	V	−2 mA
V <sub>OL</sub>	5 V TolerANT output low voltage	_	0.55	V	6 mA
I <sub>OZ</sub>	3-state leakage	-10	10	μΑ	0, 5.25 V
I <sub>PULL-DOWN</sub>	Pull down current <sup>1</sup>	7.5	75	μΑ	_

<sup>1.</sup> Pull-down text does not apply to AD[31:0] and C\_BE[3:0]/.

Table 6.10 Input Signals—CLK, GNT/, IDSEL, INT\_DIR, RST/, SCLK, TCK, TDI, TEST\_HSC, TEST\_RST/, TMS

Symbol	Parameters	Min	Max	Unit	Test Conditions
V <sub>IH</sub>	Input high voltage	0.5 V <sub>DD</sub>	5.0	V	V <sub>DD</sub> <sup>1</sup> Max
V <sub>IL</sub>	Input low voltage	-0.5	0.3 V <sub>DD</sub>	V	V <sub>DD</sub> <sup>1</sup> Max
I <sub>IN</sub>	3-state leakage	-10	10	μΑ	0, 5.25 V
I <sub>PULL-UP</sub>	Pull up current - only on INT_DIR	<b>-75</b>	-7.5	μΑ	_

 <sup>3-</sup>state leakage low does not apply to TEST\_RST/.
Pull-up spec does not apply to: SCLK, CLK, GNT/, IDSEL, and RST/.
TEST\_HSC has a pull-down.

DC Characteristics 6-5

Table 6.11 Output Signals—INTA, INTB, ALT\_INTA, ALT\_INTB, REQ/

Symbol	Parameters	Min	Max	Unit	Test Conditions
V <sub>OH</sub>	Output high voltage	0.9 V <sub>DD</sub>	_	V	–500 μΑ
V <sub>OL</sub>	Output low voltage	_	0.1 V <sub>DD</sub>	V	1500 μα
V <sub>OH</sub>	5 V TolerANT output high voltage	2.4	_	V	–2 mA
V <sub>OL</sub>	5 V TolerANT output low voltage	_	0.55	V	6 mA
l <sub>OZ</sub>	3-state leakage	-10	10	μΑ	0, 5.25 V
I <sub>PULL-UP</sub>	Pull-up current <sup>1</sup>	<b>-75</b>	-7.5	μΑ	_

<sup>1.</sup> Pull-up test does not apply to REQ/.

Table 6.12 Output Signal—SERR/

Symbol	Parameters	Min	Max	Unit	Test Conditions
V <sub>OL</sub>	Output low voltage	_	0.1 V <sub>DD</sub>	V	1.5 mA
I <sub>OZ</sub>	3-state leakage	-10	10	μΑ	_

# 6.2 TolerANT Technology Electrical Characteristics

Table 6.13 TolerANT Technology Electrical Characteristics for SE SCSI Signals<sup>1</sup>

Symbol	Parameter	Min	Max	Units	Test Conditions
V <sub>OH</sub> <sup>2</sup>	Output high voltage	2.0	V <sub>DD</sub> +0.3	V	I <sub>OH</sub> = 7 mA
V <sub>OL</sub>	Output low voltage	V <sub>SS</sub>	0.5	V	I <sub>OL</sub> = 48 mA
V <sub>IH</sub>	Input high voltage	2.0	V <sub>DD</sub> +0.3	V	-
V <sub>IL</sub>	Input low voltage	V <sub>SS</sub> -0.3	0.8	V	Referenced to V <sub>SS</sub>
V <sub>IK</sub>	Input clamp voltage	-0.66	-0.77	V	$V_{DD} = 4.75; I_{I} = -20 \text{ mA}$
V <sub>TH</sub>	Threshold, HIGH to LOW	1.0	1.2	V	_
V <sub>TL</sub>	Threshold, LOW to HIGH	1.4	1.6	V	-
V <sub>TH</sub> -V <sub>TL</sub>	Hysteresis	300	500	mV	-
I <sub>OH</sub> <sup>2</sup>	Output high current	2.5	24	mA	V <sub>OH</sub> = 2.5 V
I <sub>OL</sub>	Output low current	100	200	mA	V <sub>OL</sub> = 0.5 V
I <sub>OSH</sub> <sup>2</sup>	Short-circuit output high current	_	625	mA	Output driving low, pin shorted to V <sub>DD</sub> supply <sup>3</sup>
I <sub>OSL</sub>	Short-circuit output low current	-	95	mA	Output driving high, pin shorted to V <sub>SS</sub> supply
I <sub>LH</sub>	Input high leakage	_	20	μА	$-0.5$ < $V_{DD}$ < $V_{DD}$ 5 Max $V_{PIN} = V_{DD}^3$
I <sub>LL</sub>	Input low leakage	_	-20	μА	-0.5 <v<sub>DD<v<sub>DD 5 Max V<sub>PIN</sub> = 0 V</v<sub></v<sub>
R <sub>I</sub>	Input resistance	20	_	ΜΩ	SCSI pins <sup>4</sup>
C <sub>P</sub>	Capacitance per pin	_	15	pF	PQFP
t <sub>R</sub> <sup>2</sup>	Rise time, 10% to 90%	4.0	18.5	ns	Figure 6.3
t <sub>F</sub>	Fall time, 90% to 10%	4.0	18.5	ns	Figure 6.3
dV <sub>H</sub> /dt	Slew rate LOW to HIGH	0.15	0.50	V/ns	Figure 6.3
dV <sub>L</sub> /dt	Slew rate HIGH to LOW	0.15	0.50	V/ns	Figure 6.3

Table 6.13 TolerANT Technology Electrical Characteristics for SE SCSI Signals<sup>1</sup>

Symbol	Parameter	Min	Max	Units	Test Conditions
ESD	Electrostatic discharge	2	_	KV	MIL-STD-883C; 3015-7
	Latch-up	100	_	mA	-
	Filter delay	20	30	ns	Figure 6.4
	Ultra filter delay	10	15	ns	Figure 6.4
	Ultra2 filter delay	5	8	ns	Figure 6.4
	Extended filter delay	40	60	ns	Figure 6.4

- 1. These values are guaranteed by periodic characterization; they are not 100% tested on every device.
- 2. Active negation outputs only: Data, Parity, SREQ/, SACK/. (Minus Pins) SCSI mode only.
- 3. Single pin only; irreversible damage may occur if sustained for one second.
- 4. SCSI RESET pin has 10 k $\Omega$  pull-up resistor.

Figure 6.3 Rise and Fall Time Test Condition




Figure 6.4 SCSI Input Filtering



Note: t<sub>1</sub> is the input filtering period.

Figure 6.5 Hysteresis of SCSI Receivers




Figure 6.6 Input Current as a Function of Input Voltage






Figure 6.7 Output Current as a Function of Output Voltage





## 6.3 AC Characteristics


The AC characteristics described in this section apply over the entire range of operating conditions (refer to Section 6.1, "DC Characteristics"). Chip timing is based on simulation at worst case voltage, temperature, and processing. Timing was developed with a load capacitance of 50 pF.

Table 6.14 External Clock<sup>1</sup>

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	Bus clock cycle time	30	DC	ns
	SCSI clock cycle time (SCLK) <sup>2</sup>	25	60	ns
t <sub>2</sub>	CLK LOW time <sup>3</sup>	10	-	ns
	SCLK LOW time <sup>3</sup>	6	33	ns
t <sub>3</sub>	CLK HIGH time <sup>3</sup>	12	-	ns
	SCLK HIGH time <sup>3</sup>	10	33	ns
t <sub>4</sub>	CLK slew rate	1	-	V/ns
	SCLK slew rate	1	-	V/ns

Timing is for an external 40 MHz clock. A quadrupled 40 MHz clock is required for Ultra2 SCSI operation.

Figure 6.8 External Clock



AC Characteristics 6-11

<sup>2.</sup> This parameter must be met to ensure SCSI timing is within specification.

<sup>3.</sup> Duty cycle not to exceed 60/40.

Table 6.15 Reset Input

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	Reset pulse width	10	_	t <sub>CLK</sub>
t <sub>2</sub>	Reset deasserted setup to CLK HIGH	0	_	ns
t <sub>3</sub>	MAD setup time to CLK HIGH (for configuring the MAD bus only)	20	_	ns
t <sub>4</sub>	MAD hold time from CLK HIGH (for configuring the MAD bus only)	20	_	ns

Figure 6.9 Reset Input





Table 6.16 Interrupt Output

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	CLK HIGH to IRQ/ LOW	2	11	ns
t <sub>2</sub>	CLK HIGH to IRQ/ HIGH	2	11	ns
t <sub>3</sub>	IRQ/ deassertion time	3	_	CLK

Figure 6.10 Interrupt Output



## 6.4 PCI and External Memory Interface Timing Diagrams

Figure 6.11 through Figure 6.34 represent signal activity when the SYM53C896 accesses the PCI bus. This section includes timing diagrams for access to three groups of memory configurations. The first group applies to Target Timing. The second group applies to Ilnitiator Timing. The third group applies to External Memory Timing.

Note: Multiple byte accesses to the external memory bus increase the read or write cycle by 11 clocks for each additional byte.

Timing diagrams included in this section are:

- Target Timing
  - PCI Configuration Register Read
  - PCI Configuration Register Write
  - Operating Register/SCRIPTS RAM Read, 32 and 64-bit
  - Operating Register/SCRIPTS RAM Write, 32 and 64-bit
- Initiator Timing
  - Nonburst Opcode Fetch, 32-bit Address and Data
  - Burst Opcode Fetch, 32-bit Address and Data
  - Back to Back Read, 32-bit Address and Data
  - Back to Back Write, 32-bit Address and Data
  - Burst Read, 32 and 64-bit
  - Burst Write, 32 and 64-bit
- External Memory Timing
  - External Memory Read
  - External Memory Write
  - Normal/Fast Memory (≥128 Kbytes) Single Byte Access Read Cycle
  - Normal/Fast Memory (≥ 128 Kbytes) Single Byte Access Write Cycle

- Normal/Fast Memory (≥ 128 Kbytes) Multiple Byte Access Read Cycle
- Normal/Fast Memory (≥ 128 Kbytes) Multiple Byte Access Write Cycle
- Slow Memory (≥ 128 Kbytes) Read Cycle
- Slow Memory (≥ 128 Kbytes) Write Cycle
- 64 Kbytes ROM Read Cycle
- 64 Kbytes ROM Write Cycle

## 6.4.1 Target Timing

Table 6.17 PCI Configuration Register Read

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	-	ns
t <sub>2</sub>	Shared signal input hold time	0	-	ns
t <sub>3</sub>	CLK to shared signal output valid	_	11	ns

Figure 6.11 PCI Configuration Register Read




Table 6.18 PCI Configuration Register Write

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	-	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	_	11	ns

Figure 6.12 PCI Configuration Register Write




Table 6.19 Operating Register/SCRIPTS RAM Read, 32-Bit

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	-	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	_	11	ns

Figure 6.13 Operating Registers/SCRIPTS RAM Read, 32-Bit




Table 6.20 Operating Register/SCRIPTS RAM Read, 64-Bit

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	-	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	_	11	ns

Figure 6.14 Operating Register/SCRIPTS RAM Read, 64-Bit




Table 6.21 Operating Register/SCRIPTS RAM Write, 32-Bit

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	-	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	_	11	ns

Figure 6.15 Operating Register/SCRIPTS RAM Write, 32-Bit




Table 6.22 Operating Register/SCRIPTS RAM Write, 64-Bit

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	-	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	_	11	ns




Figure 6.16 Operating Register/SCRIPTS RAM Write, 64-Bit

(Driven by Master)

(Driven by SYM53C896)

(Driven by SYM53C896)

(Driven by SYM53C896)

TRDY/

STOP/

DEVSEL/

## 6.4.2 Initiator Timing

Table 6.23 Nonburst Opcode Fetch, 32-Bit Address and Data

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	-	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	2	11	ns
t <sub>4</sub>	Side signal input setup time	10	_	ns
t <sub>5</sub>	Side signal input hold time	0	_	ns
t <sub>6</sub>	CLK to side signal output valid	_	12	ns
t <sub>7</sub>	CLK HIGH to GPIO0_FETCH/ LOW	_	20	ns
t <sub>8</sub>	CLK HIGH to GPIO0_FETCH/ HIGH	_	20	ns
t <sub>9</sub>	CLK HIGH to GPIO1_MASTER/ LOW	_	20	ns
t <sub>10</sub>	CLK HIGH to GPIO1_MASTER/ HIGH	_	20	ns




Figure 6.17 Nonburst Opcode Fetch, 32-Bit Address and Data

(Driven by Target)

DEVSEL/ (Driven by Target)

Table 6.24 Burst Opcode Fetch, 32-Bit Address and Data

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	2	11	ns
t <sub>4</sub>	Side signal input setup time	10	_	ns
t <sub>5</sub>	Side signal input hold time	0	_	ns
t <sub>6</sub>	CLK to side signal output valid	_	12	ns
t <sub>7</sub>	CLK HIGH to GPIO0_FETCH/ LOW	_	20	ns
t <sub>8</sub>	CLK HIGH to GPIO0_FETCH/ HIGH	_	20	ns
t <sub>9</sub>	CLK HIGH to GPIO1_MASTER/ LOW	_	20	ns
t <sub>10</sub>	CLK HIGH to GPIO1_MASTER/ HIGH	_	20	ns






Table 6.25 Back-to-Back Read, 32-Bit Address and Data

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	2	11	ns
t <sub>4</sub>	Side signal input setup time	10	_	ns
t <sub>5</sub>	Side signal input hold time	0	_	ns
t <sub>6</sub>	CLK to side signal output valid	_	12	ns
t <sub>9</sub>	CLK HIGH to GPIO1_MASTER/ LOW	_	20	ns
t <sub>10</sub>	CLK HIGH to GPIO1_MASTER/ HIGH	_	20	ns






Table 6.26 Back-to-Back Write, 32-Bit Address and Data

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	-	ns
t <sub>2</sub>	Shared signal input hold time	0	-	ns
t <sub>3</sub>	CLK to shared signal output valid	2	11	ns
t <sub>4</sub>	Side signal input setup time	10	_	ns
t <sub>5</sub>	Side signal input hold time	0	-	ns
t <sub>6</sub>	CLK to side signal output valid	_	12	ns
t <sub>9</sub>	CLK HIGH to GPIO1_MASTER/ LOW	_	20	ns
t <sub>10</sub>	CLK HIGH to GPIO1_MASTER/ HIGH	_	20	ns







Table 6.27 Burst Read, 32-Bit Address and Data

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	2	11	ns






Table 6.28 Burst Read, 64-Bit Address and Data

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	-	ns
t <sub>2</sub>	Shared signal input hold time	0	-	ns
t <sub>3</sub>	CLK to shared signal output valid	2	11	ns
t <sub>10</sub>	CLK HIGH to GPIO1_MASTER/ HIGH	_	20	ns

Figure 6.22 Burst Read, 64-Bit Address and Data




Table 6.29 Burst Write, 32-Bit Address and Data

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	-	ns
t <sub>2</sub>	Shared signal input hold time	0	-	ns
t <sub>3</sub>	CLK to shared signal output valid	2	11	ns
t <sub>10</sub>	CLK HIGH to GPIO1_MASTER/ HIGH	_	20	ns

Figure 6.23 Burst Write, 32-Bit Address and Data





Table 6.30 Burst Write, 64-Bit Address and Data

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	-	ns
t <sub>2</sub>	Shared signal input hold time	0	-	ns
t <sub>3</sub>	CLK to shared signal output valid	2	11	ns
t <sub>10</sub>	CLK HIGH to GPIO1_MASTER/ HIGH	_	20	ns

Figure 6.24 Burst Write, 64-Bit Address and Data



## **6.4.3 External Memory Timing**

Table 6.31 External Memory Read

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	_	11	ns
t <sub>11</sub>	Address setup to MAS/ HIGH	25	_	ns
t <sub>12</sub>	Address hold from MAS/ HIGH	15	_	ns
t <sub>13</sub>	MAS/ pulse width	25	_	ns
t <sub>14</sub>	MCE/ LOW to data clocked in	160	_	ns
t <sub>15</sub>	Address valid to data clocked in	205	_	ns
t <sub>16</sub>	MOE/ LOW to data clocked in	100	_	ns
t <sub>17</sub>	Data hold from address, MOE/, MCE/ change	0	_	ns
t <sub>19</sub>	Data setup to CLK HIGH	5	_	ns

Figure 6.25 External Memory Read




Figure 6.25 External Memory Read (Cont.)




Table 6.32 External Memory Write

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Shared signal input setup time	7	_	ns
t <sub>2</sub>	Shared signal input hold time	0	_	ns
t <sub>3</sub>	CLK to shared signal output valid	_	11	ns
t <sub>11</sub>	Address setup to MAS/ HIGH	25	_	ns
t <sub>12</sub>	Address hold from MAS/ HIGH	15	_	ns
t <sub>13</sub>	MAS/ pulse width	25	_	ns
t <sub>20</sub>	Data setup to MWE/ LOW	30	_	ns
t <sub>21</sub>	Data hold from MWE/ HIGH	20	_	ns
t <sub>22</sub>	MWE/ pulse width	100	_	ns
t <sub>23</sub>	Address setup to MWE/ LOW	75	_	ns
t <sub>24</sub>	MCE/ LOW to MWE/ HIGH	120	_	ns
t <sub>25</sub>	MCE/ LOW to MWE/ LOW	25	_	ns
t <sub>26</sub>	MWE/ HIGH to MCE/ HIGH	25	_	ns

Figure 6.26 External Memory Write




Figure 6.26 External Memory Write (Cont.)




Table 6.33 Normal/Fast Memory (≥ 128 Kbytes) Single Byte Access Read Cycle

Symbol	Parameter	Min	Max	Unit
t <sub>11</sub>	Address setup to MAS/ high	25	_	ns
t <sub>12</sub>	Address hold from MAS/ high	15	_	ns
t <sub>13</sub>	MAS/ pulse width	25	_	ns
t <sub>14</sub>	MCE/ LOW to data clocked in	160	_	ns
t <sub>15</sub>	Address valid to data clocked in	205	_	ns
t <sub>16</sub>	MOE/ LOW to data clocked in	100	_	ns
t <sub>17</sub>	Data hold from address, MOE/, MCE/ change	0	_	ns
t <sub>18</sub>	Address out from MOE/, MCE/ HIGH	50	_	ns
t <sub>19</sub>	Data setup to CLK HIGH	5	_	ns

Figure 6.27 Normal/Fast Memory (≥ 128 Kbytes) Single Byte Access Read Cycle




Figure 6.27 Normal/Fast Memory (≥ 128 Kbytes) Single Byte Access Read Cycle (Cont.)




Table 6.34 Normal/Fast Memory (≥ 128 Kbytes) Single Byte Access Write Cycle

Symbol	Parameter	Min	Max	Unit
t <sub>11</sub>	Address setup to MAS/ HIGH	25	-	ns
t <sub>12</sub>	Address hold from MAS/ HIGH	15	-	ns
t <sub>13</sub>	MAS/ pulse width	25	-	ns
t <sub>20</sub>	Data setup to MWE/ LOW	30	_	ns
t <sub>21</sub>	Data hold from MWE/ HIGH	20	-	ns
t <sub>22</sub>	MWE/ pulse width	100	-	ns
t <sub>23</sub>	Address setup to MWE/ LOW	75	_	ns
t <sub>24</sub>	MCE/ LOW to MWE/ HIGH	120	-	ns
t <sub>25</sub>	MCE/ LOW to MWE/ LOW	25	-	ns
t <sub>26</sub>	MWE/ HIGH to MCE/ HIGH	25	_	ns

Figure 6.28 Normal/Fast Memory (≥ 128 Kbytes) Single Byte Access Write Cycle





Figure 6.28 Normal/Fast Memory (≥ 128 Kbytes) Single Byte Access Write Cycle (Cont.)









Figure 6.29 Normal/Fast Memory (≥ 128 Kbytes) Multiple Byte Access Read Cycle (Cont.)








Figure 6.30 Normal/Fast Memory (≥ 128 Kbytes) Multiple Byte Access Write Cycle (Cont.)





Table 6.35 Slow Memory (≥ 128 Kbytes) Read Cycle

Symbol	Parameter	Min	Max	Unit
t <sub>11</sub>	Address setup to MAS/ HIGH	25	_	ns
t <sub>12</sub>	Address hold from MAS/ HIGH	15	_	ns
t <sub>13</sub>	MAS/ pulse width	25	_	ns
t <sub>14</sub>	MCE/ LOW to data clocked in	160	_	ns
t <sub>15</sub>	Address valid to data clocked in	205	_	ns
t <sub>16</sub>	MOE/ LOW to data clocked in	100	_	ns
t <sub>17</sub>	Data hold from address, MOE/, MCE/ change	0	_	ns
t <sub>18</sub>	Address out from MOE/, MCE/ HIGH	50	_	ns
t <sub>19</sub>	Data setup to CLK HIGH	5	_	ns

Figure 6.31 Slow Memory (≥ 128 Kbytes) Read Cycle










Table 6.36 Slow Memory (≥ 128 Kbytes) Write Cycle

Symbol	Parameter	Min	Max	Unit
t <sub>11</sub>	Address setup to MAS/ HIGH	25	_	ns
t <sub>12</sub>	Address hold from MAS/ HIGH	15	_	ns
t <sub>13</sub>	MAS/ pulse width	25	_	ns
t <sub>20</sub>	Data setup to MWE/ LOW	30	_	ns
t <sub>21</sub>	Data hold from MWE/ HIGH	20	_	ns
t <sub>22</sub>	MWE/ pulse width	100	-	ns
t <sub>23</sub>	Address setup to MWE/ LOW	75	_	ns
t <sub>24</sub>	MCE/ LOW to MWE/ HIGH	120	_	ns
t <sub>25</sub>	MCE/ LOW to MWE/ LOW	25	_	ns
t <sub>26</sub>	MWE/ HIGH to MCE/ HIGH	25	_	ns

Figure 6.32 Slow Memory (≥ 128 Kbytes) Write Cycle








Table 6.37  $\leq$  64 Kbytes ROM Read Cycle

Symbol	Parameter	Min	Max	Unit
t <sub>11</sub>	Address setup to MAS/ HIGH	25	_	ns
t <sub>12</sub>	Address hold from MAS/ HIGH	15	_	ns
t <sub>13</sub>	MAS/ pulse width	25	_	ns
t <sub>14</sub>	MCE/ LOW to data clocked in	160	_	ns
t <sub>15</sub>	Address valid to data clocked in	205	_	ns
t <sub>16</sub>	MOE/ LOW to data clocked in	100	_	ns
t <sub>17</sub>	Data hold from address, MOE/, MCE/ change	0	_	ns
t <sub>18</sub>	Address out from MOE/, MCE/ HIGH	50	_	ns
t <sub>19</sub>	Data setup to CLK HIGH	5	_	ns

Figure 6.33 ≤ 64 Kbytes ROM Read Cycle





Table 6.38 ≤ 64 Kbytes ROM Write Cycle

Symbol	Parameter	Min	Max	Unit
t <sub>11</sub>	Address setup to MAS/ HIGH	25	_	ns
t <sub>12</sub>	Address hold from MAS/ HIGH	15	_	ns
t <sub>13</sub>	MAS/ pulse width	25	-	ns
t <sub>20</sub>	Data setup to MWE/ LOW	30	_	ns
t <sub>21</sub>	Data hold from MWE/ HIGH	20	_	ns
t <sub>22</sub>	MWE/ pulse width	100	-	ns
t <sub>23</sub>	Address setup to MWE/ LOW	75	_	ns
t <sub>24</sub>	MCE/ LOW to MWE/ HIGH	120	_	ns
t <sub>25</sub>	MCE/ LOW to MWE/ LOW	25	_	ns
t <sub>26</sub>	MWE/ HIGH to MCE/ HIGH	25	_	ns

Figure 6.34  $\leq$  64 Kbytes ROM Write Cycle



## 6.5 SCSI Timing Diagrams

Table 6.39 Initiator Asynchronous Send

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	SACK/ asserted from SREQ/ asserted	5	_	ns
t <sub>2</sub>	SACK/ deasserted from SREQ/ deasserted	5	_	ns
t <sub>3</sub>	Data setup to SACK/ asserted	55	_	ns
t <sub>4</sub>	Data hold from SREQ/ deasserted	20	_	ns

Figure 6.35 Initiator Asynchronous Send




Table 6.40 Initiator Asynchronous Receive

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	SACK/ asserted from SREQ/ asserted	5	_	ns
t <sub>2</sub>	SACK/ deasserted from SREQ/ deasserted	5	_	ns
t <sub>3</sub>	Data setup to SREQ/ asserted	0	_	ns
t <sub>4</sub>	Data hold from SACK/ asserted	0	_	ns

Figure 6.36 Initiator Asynchronous Receive




Table 6.41 Target Asynchronous Send

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	SREQ/ deasserted from SACK/ asserted	5	_	ns
t <sub>2</sub>	SREQ/ asserted from SACK/ deasserted	5	_	ns
t <sub>3</sub>	Data setup to SREQ/ asserted	55	_	ns
t <sub>4</sub>	Data hold from SACK/ asserted	20	_	ns

Figure 6.37 Target Asynchronous Send




Table 6.42 Target Asynchronous Receive

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	SREQ/ deasserted from SACK/ asserted	5	-	ns
t <sub>2</sub>	SREQ/ asserted from SACK/ deasserted	5	-	ns
t <sub>3</sub>	Data setup to SACK/ asserted	0	-	ns
t <sub>4</sub>	Data hold from SREQ/ deasserted	0	-	ns

Figure 6.38 Target Asynchronous Receive




Table 6.43 SCSI-1 Transfers (SE 5.0 Mbytes)

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	Send SREQ/ or SACK/ assertion pulse width	90	_	ns
t <sub>2</sub>	Send SREQ/ or SACK/ deassertion pulse width	90	_	ns
t <sub>1</sub>	Receive SREQ/ or SACK/ assertion pulse width	90	_	ns
t <sub>2</sub>	Receive SREQ/ or SACK/ deassertion pulse width	90	_	ns
t <sub>3</sub>	Send data setup to SREQ/ or SACK/ asserted	55	_	ns
t <sub>4</sub>	Send data hold from SREQ/ or SACK/ asserted	100	_	ns
t <sub>5</sub>	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t <sub>6</sub>	Receive data hold from SREQ/ or SACK/ asserted	45	_	ns

Table 6.44 SCSI-1 Transfers (Differential 4.17 Mbytes)

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	Send SREQ/ or SACK/ assertion pulse width	96	_	ns
t <sub>2</sub>	Send SREQ/ or SACK/ deassertion pulse width	96	_	ns
t <sub>1</sub>	Receive SREQ/ or SACK/ assertion pulse width	84	_	ns
t <sub>2</sub>	Receive SREQ/ or SACK/deassertion pulse width	84	_	ns
t <sub>3</sub>	Send data setup to SREQ/ or SACK/ asserted	65	_	ns
t <sub>4</sub>	Send data hold from SREQ/ or SACK/ asserted	110	_	ns
t <sub>5</sub>	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t <sub>6</sub>	Receive data hold from SREQ/ or SACK/ asserted	45	_	ns

Table 6.45 SCSI-2 Fast Transfers 10.0 Mbytes (8-bit transfers) or 20.0 Mbytes (16-bit transfers) 40 MHz Clock

Symbol	Parameter	Min	Max	Units
t <sub>1</sub>	Send SREQ/ or SACK/ assertion pulse width	35	_	ns
t <sub>2</sub>	Send SREQ/ or SACK/ deassertion pulse width	35	_	ns
t <sub>1</sub>	Receive SREQ/ or SACK/ assertion pulse width	20	-	ns
t <sub>2</sub>	Receive SREQ/ or SACK/ deassertion pulse width	20	_	ns
t <sub>3</sub>	Send data setup to SREQ/ or SACK/ asserted	33	_	ns
t <sub>4</sub>	Send data hold from SREQ/ or SACK/ asserted	45	-	ns
t <sub>5</sub>	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t <sub>6</sub>	Receive data hold from SREQ/ or SACK/ asserted	10	_	ns

Table 6.46 SCSI-2 Fast Transfers 10.0 Mbytes (8-bit transfers) or 20.0 Mbytes (16-bit transfers) 50 MHz Clock<sup>1</sup>

Symbol	Parameter <sup>2</sup>	Min	Max	Unit
t <sub>1</sub>	Send SREQ/ or SACK/ assertion pulse width	35	_	ns
t <sub>2</sub>	Send SREQ/ or SACK/ deassertion pulse width	35	_	ns
t <sub>1</sub>	Receive SREQ/ or SACK/ assertion pulse width	20	_	ns
t <sub>2</sub>	Receive SREQ/ or SACK/ deassertion pulse width	20	_	ns
t <sub>3</sub>	Send data setup to SREQ/ or SACK/ asserted	33	_	ns
t <sub>4</sub>	Send data hold from SREQ/ or SACK/ asserted	40 <sup>3</sup>	_	ns
t <sub>5</sub>	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t <sub>6</sub>	Receive data hold from SREQ/ or SACK/ asserted	10	_	ns

Transfer period bits (bits [6:4] in the SCSI Transfer (SXFER) register) are set to zero and the Extra Clock Cycle of Data Setup bit (bit 7 in SCSI Control One (SCNTL1)) is set.

<sup>2.</sup> Note: for fast SCSI, set the TolerANT Enable bit (bit 7 in SCSI Test Three (STEST3)).

<sup>3.</sup> Analysis of system configuration is recommended due to reduced driver skew margin in differential systems.

Table 6.47 Ultra SCSI SE Transfers 20.0 Mbytes (8-bit transfers) or 40.0 Mbytes (16-bit transfers) Quadrupled 40 MHz Clock<sup>1</sup>

Symbol	Parameter <sup>2</sup>	Min	Max	Unit
t <sub>1</sub>	Send SREQ/ or SACK/ assertion pulse width	16	_	ns
t <sub>2</sub>	Send SREQ/ or SACK/ deassertion pulse width	16	_	ns
t <sub>1</sub>	Receive SREQ/ or SACK/ assertion pulse width	10	_	ns
t <sub>2</sub>	Receive SREQ/ or SACK/ deassertion pulse width	10	_	ns
t <sub>3</sub>	Send data setup to SREQ/ or SACK/ asserted	12	_	ns
t <sub>4</sub>	Send data hold from SREQ/ or SACK/ asserted	17	_	ns
t <sub>5</sub>	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t <sub>6</sub>	Receive data hold from SREQ/ or SACK/ asserted	6	_	ns

<sup>1.</sup> Transfer period bits (bits [6:4] in the SCSI Transfer (SXFER) register) are set to zero and the Extra Clock Cycle of Data Setup bit (bit 7 in SCSI Control One (SCNTL1)) is set.

Table 6.48 Ultra SCSI HVD Transfers 20.0 Mbytes (8-bit transfers) or 40.0 Mbytes (16-bit transfers) 80 MHz Clock<sup>1</sup>

Symbol	Parameter <sup>2</sup>	Min	Max	Unit
t <sub>1</sub>	Send SREQ/ or SACK/ assertion pulse width	16	_	ns
t <sub>2</sub>	Send SREQ/ or SACK/ deassertion pulse width	16	_	ns
t <sub>1</sub>	Receive SREQ/ or SACK/ assertion pulse width	10	_	ns
t <sub>2</sub>	Receive SREQ/ or SACK/ deassertion pulse width	10	_	ns
t <sub>3</sub>	Send data setup to SREQ/ or SACK/ asserted	16	_	ns
t <sub>4</sub>	Send data hold from SREQ/ or SACK/ asserted	21	_	ns
t <sub>5</sub>	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t <sub>6</sub>	Receive data hold from SREQ/ or SACK/ asserted	6	_	ns

<sup>1.</sup> Transfer period bits (bits [6:4] in the SCSI Transfer (SXFER) register) are set to zero and the Extra Clock Cycle of Data Setup bit (bit 7 in SCSI Control One (SCNTL1)) is set.

Note: for fast SCSI, set the TolerANT Enable bit (bit 7 in SCSI Test Three (STEST3)). During Ultra SCSI transfers, the value of the Extend REQ/ACK Filtering bit (SCSI Test Two (STEST2), bit 1) has no effect.

During Ultra SCSI transfers, the value of the Extend REQ/ACK Filtering bit (SCSI Test Two (STEST2), bit 1) has no effect.

Table 6.49 Ultra2 SCSI Transfers 40.0 Mbyte (8-bit transfers) or 80.0 Mbyte (16-bit transfers) Quadrupled 40 MHz Clock<sup>1</sup>

Symbol	Parameter <sup>2</sup>	Min	Max	Unit
t <sub>1</sub>	Send SREQ/ or SACK/ assertion pulse width	8	_	ns
t <sub>2</sub>	Send SREQ/ or SACK/ deassertion pulse width	8	_	ns
t <sub>1</sub>	Receive SREQ/ or SACK/ assertion pulse width	6	_	ns
t <sub>2</sub>	Receive SREQ/ or SACK/ deassertion pulse width	6	_	ns
t <sub>3</sub>	Send data setup to SREQ/ or SACK/ asserted	10	_	ns
t <sub>4</sub>	Send data hold from SREQ/ or SACK/ asserted	10	_	ns
t <sub>5</sub>	Receive data setup to SREQ/ or SACK/ asserted	4.5	_	ns
t <sub>6</sub>	Receive data hold from SREQ/ or SACK/ asserted	4.5	_	ns

<sup>1.</sup> Transfer period bits (bits [6:4] in the SCSI Transfer (SXFER) register) are set to zero and the Extra Clock Cycle of Data Setup bit (bit 7 in SCSI Control One (SCNTL1)) is set.

SREQ/ n + 1 n or SACK/  $t_4$ Send Data Valid n SD[15:0]/, Valid n + 1 SDP[1:0]/ t<sub>6</sub>  $t_5$ Receive Data Valid n SD[15:0]/, Valid n + 1 SDP[1:0]/

Figure 6.39 Initiator and Target Synchronous Transfer

During Ultra2 SCSI transfers, the value of the Extend REQ/ACK Filtering bit (SCSI Test Two (STEST2), bit 1) has no effect.

Table 6.50 Signal Names and BGA Position

Signal Name	BGA Pos	Signal Name	BGA Pos	Signal Name	BGA Pos	Signal Name		Signal Name	BGA Pos
A_DIFFSENS	A20	AD0	Y3	B GPIO0 FETC		C BE3/	K1	VDD	P20
A-GPIO0_		AD1	AA1 Y2	B_GPIO1_		C_BE4/ C_BE5/	AC4	VDD	K20
FETCH/ A GPIO1	AB16	AD2 AD3	Y2 Y1	MASTER/ B_GPIO2	AC15 AB15	C_BE5/	AB4 AC3	VDD VDD	G20 Y17
MASTER/Y16		AD4	W3	B_GPIO3	AA15	C_BE7/	AA4	VDD	Y14
A_GPIO2 A GPIO3	AA16 AC17	AD5 AD6	W4 W2	B_GPIO4 B_SACK-	AC16 N20	CLK DEVSEL/	H3 R1	VDD VDD	Y10 Y7
A_GPIO4	AB17	AD7	W1	B_SACK+	P21	FRAME/	P2	VDD	U4
A_SACK-	C13 A14	AD8 AD9	V4 V2	B_SACK2- B_SACK2+	P23 P22	GNT/ IDSEL	H4 L3	VDD VDD	P4 K4
A_SACK+ A_SACK2-	B13	AD10	V1	B_SATN- B_SATN+	M23 N22	INT_DIR INTA/	G2	VDD	G4
A_SACK2+	A13 B11	AD11 AD12	U3 U2	B_SATN+ B_SBSY-	N22 N23	INTA/   INTB/	F4 F2	VDD VDD	D17 D7
A_SATN- A_SATN+	B12	AD13	Ū1	B SBSY+	N21	IRDY/	N4	VDD	D14
A_SBSY-	C12	AD14 AD15	T3 T4	B_SC_D- B SC D+	T20 T21	MAD0 MAD[1]	AC23 AB21	VDD-A	C20
A_SBSY+ A_SC_D-	A12 C15	AD16	N3	B_SC_D+ B SD0-	G21	MAD[2]	AC22	VDD-BIAS VDD-BIAS2	M22 A11
A SC D+	A16	AD17	N1	B_SD0+	G22	MAD[2] MAD[3]	AA20	VDD-CORE	D3
A_SD0- A_SD0+	B6 A6	AD18 AD19	N2 M2	B_SD1- B SD1+	G23 H21	MAD[4] MAD[5]	AB20 AC20	VDD-CORE VDD-CORE	E4 Y13
A_SD1-	C7	AD20	M3	B_SD1+ B_SD2-	H20	MAD[6]	AA19 Y19	VDD-CORE	AB18
A_SD1+ A_SD2-	B7 A7	AD21 AD22	M1 L2	B_SD2+ B_SD3- B_SD3+	H22 H23	MAD[7] MAS0/	AC18	VSS VSS	D20 M4
A_SD2+	C8	AD23	L1	B_SD3+	J21	MAS1/	AA17	VSS	Y4
A_SD3- A_SD3+	D8 B8	AD24 AD25	K2 L4	B_SD4- B SD4+	J20 J22	MCE/   MOE/ TESTOUT	AA18 Y18	VSS VSS	Y12 Y20
A_SD4-	A8	AD26	K3	B_SD5-	J23	MWE/	AC19	VSS VSS	M20
A_SD4+ A_SD5-	C9 D9	AD27 AD28	J1 J2	B_SD5+ B_SD6-	K21 L20	NC NC	A1 A2	VSS	AA3 AA21
A_SD5+	B9	AD29	J4	B_SD6+	K22	NC	A22	VSS VSS	D12
A_SD6- A_SD6+	A9 C10	AD30 AD31	J3 H1	B_SD7- B_SD7+	K23	NC NC	A23 B1	VSS VSS	D4 K10
A_SD7-	D11	AD32	AC14	B_SD7+ B_SD8- B_SD8+	L21 V21	NC	B1 B2	VSS VSS	K11
A_SD7+ A_SD8-	B10 A18	AD33 AD34	AA13 AC13	B_SD8+   B_SD9-	W23 W22	NC NC	B3 B21	VSS VSS	K12 K13
A_SD8+	B18	AD35	AB13	B_SD9+	W20	NC	B22	VSS	K14
A_SD9- A_SD9+	D18 C18	AD36 AD37	AB12 AA12	B_SD10- B SD10+	W21 Y23	NC NC	B23	VSS VSS	L10 L11
A SD10-	A19	AD38	AC12	B_SD11-	Y22	NC	C2 C22	VSS VSS	L12
A_SD10+ A_SD11-	B19 D19	AD39 AD40	AB11 AC11	B_SD11+	AA23 D22	NC NC	D21 AC1	VSS VSS	L13 L14
A_SD11+	C19	AD41	AA11	B_SD12- B_SD12+	D23	NC	AA22	VSS	C21 C3
A_SD12- A_SD12+	C4 A3	AD42 AD43	AC10 AB10	B_SD13- B_SD13+	E21	NC NC	AC2 AB2	VSS VSS	C3 M10
A_SD12+ A_SD13-	B4	AD44	Y11	B_SD14-	E20 E22	NC	AB22	VSS	M11
A_SD13+ A_SD14-	A4 C5	AD45 AD46	AA10 AC9	B_SD14+ B SD15-	E23 F21	NC NC	AB23 AB3	VSS VSS	M12 M13
A_SD14= A_SD14+	D5	AD47	AB9	B_SD15+	F20	PAR	T1	VSS	M14
A_SD15- A_SD15+	B5 A5	AD48 AD49	Y9 AA9	B_SDP0- B_SDP0+	L23 L22	PAR64 PERR/	AA5 R4	VSS VSS	N10 N11
A_SDIST A_SDP0-	A10	AD50	AC8	B_SDP1-	F22	RBIAS	M21	VSS VSS VSS	N12
A_SDP0+	C11 C6	AD51 AD52	AB8 Y8	B_SDP1+	F23	REQ/ REQ64/	H2 AA2	VSS VSS	N13 N14
A_SDP1- A_SDP1+	D6	AD53	AA8	B_SI_O- B_SI_O+	V22 V20	RESERVED	AB14	VSS	P10
A_SI_O-	B17	AD54 AD55	AC7 AB7	B_SMSG- B_SMSG+	R20 R21	RST/ SCLK	G1 A21	VSS	P11 P12
A_SI_O+ A_SMSG-	C17 C14	AD55 AD56	AA7	B_SREQ-	U21	SERR/	R3	VSS VSS	P12 P13
A_SMSG+	A15	AD57 AD58	AC6	B_SREQ+ B_SREQ2-	V23	STOP/ TCK	R2 D1	VSS	P14
A_SREQ- A_SREQ+	C16 A17	AD59	AB6 Y6	B_SREQ2+	U23 U22	TDI	E2	VSS-A VSS-CORE	B20 D2
A_SREQ2-	B16	AD60 AD61	AA6 AC5	B SRST-	R23 R22	TDO TEST HSC	E1 C23	VSS-CORE	Y15
A_SREQ2+ A_SRST-	D16 B14	AD62	AB5	B_SRST+ B_SSEL-	T23	TMS -	E3	VSS-CORE VSS-CORE	AB19 AC21
A_SRST+	D13	AD63 ALT_INTA/	Y5 F1	B SSEL+	T22 V3	TRDY/ TEST_RST/	P3 C1	VSS_CORE	F3
A_SSEL- A_SSEL+	B15 D15	ALT_INTB/	G3	C_BE0/ C_BE1/	T2	VDD _	D10		
ACK64/	AB1	B_DIFFSENS	Y21	C_BE2/	P1	<sup>1</sup> VDD	U20	1	

Table 6.51 Signal Names By BGA Position

Signal Name	BGA Pos	Signal Name	BGA Pos	Signal Name	BGA Pos	Signal Name		Signal Name	BGA Pos
NC	A1	MAD[4]	AB20	A_SI_O+	C17	B_SD3+	J21	B_SACK2-	P23
NC A OD40	A2	MAD[1]	AB21	A_SD9+	C18	B_SD4+	J22 J23	DEVSEL/	R1
A_SD12+ A_SD13+	A3 A4	NC NC	AB22 AB23	A_SD11+ VDD-A	C19 C20	B_SD5- C_BE3/	J23 K1	STOP/ BSERR/	R2 R3
A_SD15+	A5	NC	AC1	VSS	C21	AD24	K2	PERR/	R4
A SD0+	A6	NC	AC2	NC	C22	AD26	K3	B SMSG-	R20
A_SD2- A_SD4-	A7	C_BE6/	AC3 AC4	TEST_HSC TCK	C23 D1	VDD	K4 K10	B_SMSG+	R21
A_SD4= A_SD6=	A8 A9	C_BE6/ C_BE4/ AD61	AC5	VSS-CORE	D2	VSS VSS VSS	K10	B_SRST+ B_SRST-	R22 R23
A_SDP0-	A10	AD57	AC6	VDD-CORE	D3	VSS	K12	PAR	T1
VDD-BIAS2	A11	AD54	AC7	VSS	D4	VSS VSS	K13	C_BE1/	T2
A_SBSY+ A_SACK2+	A12 A13	AD50 AD46	AC8 AC9	A_SD14+ A_SDP1+	D5 D6	VDD VDD	K14 K20	AD14 AD15	T3 T4
A_SACK2+	A14	AD42	AC10	VDD	D7	B SD5+	K21	B SC D-	T20
A_SMSG+	A15	AD40	AC11	A_SD3-	D8	B_SD6+	K22	B SC D+	T21
A_SC_D+ A_SREQ+	A16 A17	AD38 AD34	AC12 AC13	A_SD5- VDD	D9 D10	B_SD7- AD23	K23 L1	B_SSEL+ B_SSEL-	T22 T23
A_SREQ+ A SD8-	A17	AD34 AD32	AC13	A_SD7-	D10	AD23 AD22	L2	AD13	U1
A_SD10-	A19	B_GPIO1_		VSS	D12	IDSFI	L3	AD12	U2
A_DIFFSENS	A20	MASTER/	AC15	A_SRST+ VDD	D13 D14	AD25	L4 L10	AD11	U3
SCLK NC	A21 A22	B_GPIO4 A_GPIO3	AC15 AC16 AC17	A_SSEL+	D14 D15	AD25 VSS VSS VSS VSS	L10 L11	VDD VDD	U4 U20
NC NC	A23	MASO/	AC18	A_SREQ2+	D16	VSS	L12	B_SREQ-	U21
AD1	AA1	MWE/	AC18 AC19 AC20	VDD	D17	VSS	L13	B_SREQ2+	U22
REQ64/	AA2	MAD[5]   VSS-CORE	AC20	A_SD9-	D18 D19	VSS	L14	B_SREQ2-	U23
VSS C_BE7/	AA3 AA4	MAD[2]	AC21 AC22 AC23	A_SD11- VSS	D19 D20	B_SD6-   B_SD7+	L20 L21	AD10 AD9	V1 V2
PAR64	AA5	MADĪOĪ	AC23	NC	D21	B_SDP0+	L22	C_BEO/	V3
AD60	AA6	NC NC	B1	B_SD12-	D22	B_SDP0-	L23	AD8	V4
AD56 AD53	AA7	NC NC	B2 B3	B_SD12+ TDO	D23 E1	AD21 AD19	M1 M2	B_SI_O+ B_SD8- B_SI_O-	V20 V21
AD33 AD49	AA8 AA9	A SD13-	B4	TDI	E2	AD19 AD20	M3	B_SD0-	V21 V22
AD45	AA10	A_SD13- A_SD15- A_SD0-	B5	TMS	E3	VSS	M4	B_SREQ+	V23
AD41	AA11	A_SD0-	B6	VDD-CORE	E4	VSS	M10	AD7	W1
AD37 AD33	AA12 AA13	A_SD1+ A_SD3+	B7 B8	B_SD13+ B_SD13-	E20 E21	VSS VSS	M11 M12	AD6 AD4	W2 W3
B_GPIO0_	70110	A_SD5+	B9	B_SD14-	E22	VSS	M13	AD5	W4
FETCH/	AA14	A_SD7+	B10	B_SD14+	E23	VSS	M14	B_SD9+	W20
B_GPIO3 A GPIO2	AA15 AA16	A_SATN-   A_SATN+	B11 B12	ALT_INTA/   INTB/	F1 F2	VSS RBIAS	M20 M21	B_SD10- B SD9-	W21 W22
MAS1/	AA17	A_SACK2-	B13	VSS_CORE	F3	VDD-BIAS	M22	B SD8+	W23
MCE/	AA18	A SRST-	B14	INTA/	_F4	B_SATN-	M23	AD3 AD2	Y1 Y2
MAD[6]	AA19	A_SSEL-	B15 B16	B_SD15+	F20	AD17 AD18	N1 N2		
MAD[3] VSS	AA20 AA21	A_SREQ2- A_SI_O-	B17	B_SD15- B_SDP1-	F21 F22	AD16	N3	AD0 VSS	Y3 Y4
NC	AA22	A_SD8+	B18	B_SDP1+	F23	IRDY/	N4	AD63	Y5
B_SD11+	AA23	A_SD10+	B19	RST/	G1	VSS VSS	N10	AD59	Y6
ACK64/ NC	AB1 AB2	VSS-A NC	B20 B21	INT_DIR ALT INTB/	G2 G3	VSS	N11 N12	VDD AD52	Y7 Y8
NC NC	AB3	NC	B22	VDD VDD	G4	VSS	N13	AD48	Y9
C_BE5/	AB4	NC	B23	VDD	G20	VSS	N14	VDD	Y10
AD62	AB5	TEST_RST/	C1 C2	B_SD0-	G21 G22	B_SACK-	N20 N21	AD44	Y11
AD58 AD55	AB6 AB7	NC VSS	C3	B_SD0+ B_SD1-	G23	B_SBSY+ B_SATN+	N21 N22	VSS VDD-CORE	Y12 Y13
AD51	AB8	A_SD12- A_SD14- A_SDP1-	C4	AD31	H1	B SBSY_	N23	VDD	Y14
AD47	AB9	A_SD14-	C5 C6	REQ/	H2	C_BE2/ FRAME/	P1 P2	VSS-CORE	Y15
AD43 AD39	AB10 AB11	A_SDP1=   A_SD1=	C6 C7	CLK GNT/	H3 H4	TRDY/	P2 P3	A_GPIO1_ MASTER/	Y16
AD39 AD36	AB11	A_SD2+	C8	B_SD2-	H20	VDD	P4	VDD	Y17
AD35	AB13	A_SD4+	C9	B_SD1+	H21	VSS	P10	MOE/_TESTOUT	Y18
RESERVED B_GPIO2	AB14	A_SD6+	C10 C11	B_SD2+ B_SD3-	H22 H23	VSS VSS	P11 P12	MAD[7] VSS	Y19 Y20
A-GPIO2	AB15	A_SDP0+ A_SBSY-	C12	AD27	п23 J1	VSS	P13	B_DIFFSENS	Y21
FETCH/	AB16	A_SACK-	C13	AD28	J2	VSS	P14	B_SD11-	Y22
A_GPIO4	AB17	A_SMSG- A_SC_D-	C14 C15	AD30 AD29	J3 J4	VDD B SACK+	P20 P21	B_SD10+	Y23
VDD-CORE VSS-CORE	AB18 AB19	A_SC_D- A_SREQ-	C15	B SD4-	J4 J20	B_SACK+ B_SACK2+	P21 P22		
VOO OOKL	נו טוי	5 0							

Figure 6.40 SYM53C896 329 BGA (Bottom View)

																						$\overline{}$
AC	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
AB	00	$\circ$	0	0	$\bigcirc$	0	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	0	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\circ$
AA	00	$\circ$	0	0	$\bigcirc$	0	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	0	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\circ$
Υ	00	$\circ$	$\bigcirc$	$\circ$																		
W	00	$\circ$	0																$\circ$	$\bigcirc$	$\bigcirc$	$\circ$
V	00	$\circ$	0																$\bigcirc$	$\bigcirc$	$\bigcirc$	$\circ$
U	00	$\circ$	0																$\bigcirc$	$\bigcirc$	$\bigcirc$	$\circ$
Т	$\circ \circ$	$\circ$	0																$\bigcirc$	$\bigcirc$	$\bigcirc$	$\circ$
R	$\circ \circ$	$\circ$	0																$\bigcirc$	0	0	$\circ$
Р	00	$\circ$	0						$\bigcirc$	$\circ$	0	$\circ$	$\circ$						$\circ$	$\circ$	$\circ$	$\circ$
N	00	$\circ$	0						$\circ$	$\circ$	0	$\circ$	$\circ$						0	$\circ$	$\circ$	$\circ$
М	00	_	_						$\circ$	$\circ$	0	$\circ$	$\circ$						0	$\circ$	$\circ$	$\circ$
L	00	0	0						0	0	0	0	0						0	0	0	$\circ$
K	00	$\circ$	0						$\circ$	0	0	0	0						$\circ$	0	0	$\circ$
J	00	_	0																0	0	_	_
Н		0	0																	0		
G	00	_	0																_	0	_	_
F		0	-																-	0	-	-
E	00	_	_																_	0	_	_
D	~ ~	_	0	0	0	_	_	_	0	_	_	-	_	_	_	0	0	0	_	0	_	~
C	00	_	0	0	0	0	_	_	0	_	_	_	0	0	_	0	0	0	0	0	0	-
В	00	_	0	0	_	0	_	_	0	_	_	_	0	_	_	_	0	_	0	0	_	0
Α	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
l																						
	_ 2	3	4	5	6	7	8	9	1 C	) 11	12	13	14	15	16	; 17	, 18	3	2C	1 21	22	23




Figure 6.41

SYM53C896 329 BGA Mechanical Drawing

Important: This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code BL.

# Appendix A Register Summary

Table A.1 SYM53C896 Register Map

Register Name	Address	Read/Write	Page
PCI Registers			
Vendor ID	0x00-0x01	Read Only	4-2
Device ID	0x02-0x03	Read Only	4-3
Command	0x04-0x05	Read/Write	4-3
Status	0x06-0x07	Read/Write	4-5
Revision ID (Rev ID)	0x08	Read Only	4-6
Class Code	0x09-0x0B	Read Only	4-7
Cache Line Size	0x0C	Read/Write	4-7
Latency Timer	0x0D	Read/Write	4-8
Header Type	0x0E	Read Only	4-8
Not Supported	0x0F	_	4-8
Base Address Register Zero (I/O)	0x10-0x13	Read/Write	4-9
Base Address Register One (MEMORY)	0x14-0x1B	Read/Write	4-9
Base Address Register Two (SCRIPTS RAM)	0x1C-0x23	Read/Write	4-10
Not Supported	0x24-0x27	_	4-10
Reserved	0x28-0x2B	_	4-10
Subsystem Vendor ID	0x2C-0x2D	Read Only	4-11
Subsystem ID	0x2E-0x2F	Read Only	4-12
Expansion ROM Base Address	0x30-0x33	Read/Write	4-12

Table A.1 SYM53C896 Register Map (Cont.)

Register Name	Address	Read/Write	Page
Capabilities Pointer	0x34	Read Only	4-13
Reserved	0x35-0x3B	_	4-13
Interrupt Line	0x3C	Read/Write	4-14
Interrupt Pin	0x3D	Read Only	4-14
Min_Gnt	0x3E	Read Only	4-15
Max_Lat	0x3F	Read Only	4-15
Capability ID	0x40	Read Only	4-16
Next Item Pointer	0x41	Read Only	4-16
Power Management Capabilities (PMC)	0x42-0x43	Read Only	4-16
Power Management Control/Status (PMCSR)	0x44-0x45	Read/Write	4-17
Bridge Support Extensions (PMCSR_BSE)	0x46	Read Only	4-18
Data	0x47	Read Only	4-19
SCSI Registers	'		
SCSI Control Zero (SCNTL0)	0x00	Read/Write	4-22
SCSI Control One (SCNTL1)	0x01	Read/Write	4-25
SCSI Control Two (SCNTL2)	0x02	Read/Write	4-28
SCSI Control Three (SCNTL3)	0x03	Read/Write	4-30
SCSI Chip ID (SCID)	0x04	Read/Write	4-32
SCSI Transfer (SXFER)	0x05	Read/Write	4-33
SCSI Destination ID (SDID)	0x06	Read/Write	4-38
General Purpose (GPREG)	0x07	Read/Write	4-38
SCSI First Byte Received (SFBR)	0x08	Read/Write	4-39
SCSI Output Control Latch (SOCL)	0x09	Read/Write	4-40
SCSI Selector ID (SSID)	0x0A	Read Only	4-41
SCSI Bus Control Lines (SBCL)	0x0B	Read Only	4-42

Table A.1 SYM53C896 Register Map (Cont.)

Register Name	Address	Read/Write	Page
DMA Status (DSTAT)	0x0C	Read Only	4-42
SCSI Status Zero (SSTAT0)	0x0D	Read Only	4-45
SCSI Status One (SSTAT1)	0x0E	Read Only	4-47
SCSI Status Two (SSTAT2)	0x0F	Read Only	4-49
Data Structure Address (DSA)	0x10-0x13	Read/Write	4-51
Interrupt Status Zero (ISTAT0)	0x14	Read/Write	4-51
Interrupt Status One (ISTAT1)	0x15	Read/Write	4-55
Mailbox Zero (MBOX0)	0x16	Read/Write	4-56
Mailbox One (MBOX1)	0x17	Read/Write	4-56
Chip Test Zero (CTEST0)	0x18	Read/Write	4-57
Chip Test One (CTEST1)	0x19	Read Only	4-57
Chip Test Two (CTEST2)	0x1A	Read Only (bit 3 write)	4-58
Chip Test Three (CTEST3)	0x1B	Read/Write	4-60
Temporary (TEMP)	0x1C-0x1F	Read/Write	4-61
DMA FIFO (DFIFO)	0x20	Read/Write	4-61
Chip Test Four (CTEST4)	0x21	Read/Write	4-62
Chip Test Five (CTEST5)	0x22	Read/Write	4-64
Chip Test Six (CTEST6)	0x23	Read/Write	4-66
DMA Byte Counter (DBC)	0x24-0x26	Read/Write	4-66
DMA Command (DCMD)	0x27	Read/Write	4-67
DMA Next Address (DNAD)	0x28-0x2B	Read/Write	4-67
DMA SCRIPTS Pointer (DSP)	0x2C-0x2F	Read/Write	4-67
DMA SCRIPTS Pointer Save (DSPS)	0x30-0x33	Read/Write	4-68
Scratch Register A (SCRATCHA)	0x34-0x37	Read/Write	4-68
DMA Mode (DMODE)	0x38	Read Only	4-68

Table A.1 SYM53C896 Register Map (Cont.)


Register Name	Address	Read/Write	Page
DMA Interrupt Enable (DIEN)	0x39	Read/Write	4-71
Scratch Byte Register (SBR)	0x3A	Read/Write	4-72
DMA Control (DCNTL)	0x3B	Read/Write	4-72
Adder Sum Output (ADDER)	0x3C-0x3F	Read Only	4-75
SCSI Interrupt Enable Zero (SIEN0)	0x40	Read/Write	4-75
SCSI Interrupt Enable One (SIEN1)	0x41	Read/Write	4-77
SCSI Interrupt Status Zero (SIST0)	0x42	Read Only	4-79
SCSI Interrupt Status One (SIST1)	0x43	Read Only	4-81
SCSI Longitudinal Parity (SLPAR)	0x44	Read/Write	4-82
SCSI Wide Residue (SWIDE)	0x45	Read/Write	4-84
Chip Type (CTYPE)	0x46	Read Only	4-84
General Purpose Pin Control (GPCNTL)	0x47	Read/Write	4-85
SCSI Timer Zero (STIME0)	0x48	Read/Write	4-86
SCSI Timer One (STIME1)	0x49	Read/Write	4-88
Response ID Zero (RESPID0)	0x4A	Read/Write	4-91
Response ID One (RESPID1)	0x4B	Read/Write	4-91
SCSI Test Zero (STEST0)	0x4C	Read Only	4-92
SCSI Test One (STEST1)	0x4D	Read/Write	4-93
SCSI Test Two (STEST2)	0x4E	Read/Write	4-94
SCSI Test Three (STEST3)	0x4F	Read/Write	4-96
SCSI Input Data Latch (SIDL)	0x50-0x51	Read Only	4-98
SCSI Test Four (STEST4)	0x52	Read Only	4-99
Reserved	0x53	-	4-100
SCSI Output Data Latch (SODL)	0x54-0x55	Read/Write	4-100
Chip Control 0 (CCNTL0)	0x56	Read/Write	4-100

Table A.1 SYM53C896 Register Map (Cont.)

Register Name	Address	Read/Write	Page
Chip Control 1 (CCNTL1)	0x57	Read/Write	4-102
SCSI Bus Data Lines (SBDL)	0x58-0x59	Read Only	4-104
Reserved	0x5A-0x5B	_	4-104
Scratch Register B (SCRATCHB)	0x5C-0x5F	Read/Write	4-104
Scratch Registers C-R (SCRATCHC-SCRATCHR)	0x60-0x9F	Read/Write	4-105
Memory Move Read Selector (MMRS)	0xA0-0xA3	Read/Write	4-106
Memory Move Write Selector (MMWS)	0xA4-0xA7	Read/Write	4-107
SCRIPTS Fetch Selector (SFS)	0xA8-0xAB	Read/Write	4-107
DSA Relative Selector (DRS)	0xAC-0xAF	Read/Write	4-107
Static Block Move Selector (SBMS)	0xB0-0xB3	Read/Write	4-108
Dynamic Block Move Selector (DBMS)	0xB4-0xB7	Read/Write	4-108
DMA Next Address 64 (DNAD64)	0xB8-0xBB	Read/Write	4-108
Reserved	0xBC-0xBF	-	4-108
Phase Mismatch Jump Address 1 (PMJAD1)	0xC0-0xC3	Read/Write	4-109
Phase Mismatch Jump Address 2 (PMJAD2)	0xC4-0xC7	Read/Write	4-109
Remaining Byte Count (RBC)	0xC8-0xCB	Read/Write	4-110
Updated Address (UA)	0xCC-0xCF	Read/Write	4-110
Entry Storage Address (ESA)	0xD0-0xD3	Read/Write	4-111
Instruction Address (IA)	0xD4-0xD7	Read/Write	4-111
SCSI Byte Count (SBC)	0xD8-0xDA	Read Only	4-111
Reserved	0xDB	-	4-112
Cumulative SCSI Byte Count (CSBC)	0xDC-0xDF	Read/Write	4-112
Reserved	0xE0-0xFF	-	4-112


# Appendix B External Memory Interface Diagram Examples

Figure B.1 16 Kbyte Interface with 200 ns Memory




Note: MAD[3:1] pulled low internally. MAD bus sense logic enabled for 16 Kbyte of slow memory (200 ns devices @ 33 MHz).

Figure B.2 64 Kbyte Interface with 150 ns Memory



Note: MAD 3, 1, 0 pulled low internally. MAD bus sense logic enabled for 64 Kbyte of fast memory (150 ns devices @ 33 MHz).

Figure B.3 128, 256, 512 Kbyte or 1 Mbyte Interface with 150 ns Memory



Note: MAD[2:0] pulled low internally. MAD bus sense logic enabled for 128, 256, 512 Kbytes, or 1 Mbyte of fast memory (150 ns devices @ 33 MHz). The HCT374s may be replaced with HCT377s.

Optional - for Flash Memory only, not required for EEPROMS. 27C010-15/28F010-15 Sockets **VPP** + 12 V **VPP** GPIO4 Control 'MWE/ WE WE WE WE MOE/ OE OE OE OE D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] MAD[7:0] A[7:0] Bus  $V_{\text{DD}}$ A0 A0 Α0 Α0 MAD3 A[15:8] MAD1 MAD3 SYM53C896 D[7:0] 8 Q[7:0] MASO/ HCT374 CK QE A16 A16 A16 A16 Q[7:0] 8 CE CE CE CE D[7:0] **HCT374** MAS1/ CK QE MAD[2:0] Bus Q0 D[2:0] Y0 MCE/ HCT374 Α CK Y1 В Q2 Ē Y2 GB Υ3

Figure B.4 512 Kbyte Interface with 150 ns Memory

Note: MAD[2] pulled low internally. MAD bus sense logic enabled for 512 Kbytes of slow memory (150 ns devices, additional time required for HCT139 @ 33 MHz). The HCT374s may be replaced with HCT377s.

**HCT139** 

## Index

Symbols	(CTEST3) 4-60
	(CTEST4) 4-62
(64TIMOD) 4-103	(CTEST5) 4-64
(A7) 5-24	(CTEST6) 4-66
(AAP) 4-24	(CTYPE) 4-84
(ABRT) 4-43, 4-51	(D1S) 4-17
(ACK) 4-40, 4-42	(D2S) 4-17
(ADB) 4-25	(DACK) 4-59
(ADCK) 4-64	(DATA) 4-19
(ADDER) 4-75	(DBC) 4-66 (DBMS) 4-108
(AESP) 4-26	(DCMD) 4-67
(AIP) 4-46	(DCNTL) 4-72
(ARB[1:0]) 4-22	(DDAC) 4-102
(ART) 4-92	(DDIR) 4-58, 4-65
(ATN) 4-40, 4-42	(DF[7:0]) 4-66
(AUXC) 4-17	(DFE) 4-43
(AWS) 4-95	(DFIFO) 4-61
(BARO) 4-9	(DFS) 4-65
(BART) 4-10	(DHP) 4-26
(BARZ) 4-9	(DID) 4-3
(BBCK) 4-65	(DIEN) 4-71
(BDIS) 4-62	(DIF) 4-95
(BF) 4-43, 4-71	(DIFF) 4-50
(BL) 4-68 (BL2) 4-65	(DILS) 4-101
(BO) 4-61	(DIOM) 4-70
(BO[9:8]) 4-65	(DIP) 2-43, 2-46, 2-48, 4-54
(BOF) 4-70	(DMODE) 4-68
(BSE) 4-18	(DNAD) 4-67
(BSY) 4-40, 4-42	(DNAD64) 4-108
(C_D) 4-40, 4-42, 4-49	(DPE) 4-5
(CC) 4-7	(DPR) 4-6, 4-102
(CCF[2:0]) 4-31	(DREQ) 4-59
(CCNTL0) 4-100	(DRS) 4-107
(CCNTL1) 4-102	(DSA) 4-51
(CHM) 4-28	(DSCL[1:0]) 4-17
(CID) 4-16	(DSI) 4-17, 4-97
(CIO) 4-58	(DSLT[3:0]) 4-18
(CLF) 2-46, 4-60	(DSP) 4-67
(CLS) 4-7	(DSPS) 4-68
(CLSE) 2-6, 4-72	(DSTAT) 4-42
(CM) 4-58	(DT[1:0]) 4-5
(CMP) 2-44, 4-76, 4-79	(EBM) 4-4
(COM) 4-74	(EIS) 4-4
(CON) 4-26, 4-53	(EMS) 4-4
(CP) 4-13	(EN64DBMV) 4-103
(CSBC) 4-112	(EN64TIBMV) 4-103
(CSF) 2-46, 4-98	(ENC[3:0]) 4-33, 4-38
(CTESTO) 4-57	(ENID) 4-41 (ENNDJ) 4-101
(CTEST1) 4-57	(ENPMJ) 4-100
(CTEST2) 4-58	(EPC) 4-24
	(21 5) 7 27

(EPER) 4-3	(MPEE) 4-63
(ERBA) 4-12	(MSG) 4-40, 4-42, 4-49
(ERL) 4-70	(NC) 4-6
(ERMP) 4-70	(NIP) 4-16
(ESA) 4-111	(OLF) 4-45
(EWS) 4-31	(OLF1) 4-50
(EXC) 4-25	(ORF) 4-45
(EXT) 4-95	(ORF1) 4-49
(FBL[2:0]) 4-64	(PAR) 4-77, 4-81
(FBL3) 4-63	(PCICIE) 4-58
(FE) 4-85	(PEN) 4-18
(FF[3:0]) 4-47	(PFEN) 4-73
(FF4) 4-50	(PFF) 4-73
(FFL) 4-57	(PMC) 4-16
(FLF) 4-60	(PMCSR) 4-17
(FLSH) 4-55	(PMCSR_BSE) 4-18
i /	. – ,
(FM) 4-60	(PMEC) 4-17
(FMT) 4-57	(PMES) 4-16
(GEN) 4-78, 4-82	(PMJAD1) 4-109
(GEN[3:0]) 4-89	(PMJAD2) 4-109
(GENSF) 4-88	(PMJCTL) 4-101
1 = = =	i · · · · · · · · · · · · · · · ·
(GPCNTL) 4-85	(PST) 4-17
(GPIO) 4-39	(PWS[1:0]) 4-18
(GPIO[1:0]) 4-85	(QEN) 4-93
(GPIO[4:2]) 4-85	(QSEL) 4-94
(GPREG) 4-38	(RBC) 4-110
(HSC) 4-97	(REQ) 4-40, 4-42
(HT) 4-8	(RESPID0) 4-91
(HTH) 4-78, 4-82	(RESPID1) 4-91
(HTH[3:0]) 4-86	(RID) 4-6
(HTHBA) 4-88	(RMA) 4-5
(HTHSF) 4-89	(ROF) 4-95
(I/O) 4-9, 4-40, 4-42, 4-49	(RRE) 4-32
(IA) 4-111	(RSL) 4-76, 4-80
(IARB) 4-27	(RST) 4-26, 4-46, 4-77, 4-81
(IID) 4-44, 4-71	(RTA) 4-5
	1 =
(IL) 4-14	(S16) 4-97
(ILF) 4-45	(SBC) 4-111
(ILF1) 4-49	(SBCL) 4-42
(INTF) 4-53	(SBDL) 4-104
(IP) 4-14	(SBMC) 4-77, 4-82
(IRM[1:0]) 4-94	(SBMS) 4-108
(IRQD) 4-74	(SBR) 4-72
(IRQM) 4-74	(SCE) 4-94
(ISO) 4-93	11
1 1	(SCF[2:0]) 4-31
(ISTATO) 4-51	(SCID) 4-32
(ISTAT1) 4-55	(SCLK) 4-93
(LDSC) 4-50	(SCNTL0) 4-22
(LEDC) 4-85	(SCNTL1) 4-25
(LOA) 4-46	(SCNTL2) 4-28
(LOCK) 4-99	(SCNTL3) 4-30
(LOW) 4-96	(SCRATCHA) 4-68
(LT) 4-8	(SCRATCHB) 4-104
	,
(M/A) 4-75, 4-79	(SCRATCHC-SCRATCHR) 4-105
(MAN) 4-71	(SCRIPTS RAM) 4-10
(MASR) 4-65	(SDID) 4-38
(MBOX0) 4-56	(SDP0) 4-46
(MBOX1) 4-56	(SDP0L) 4-49
(MDPE) 4-43, 4-71	(SDP1) 4-51
(ME) 4-85	(SDU) 4-28
(MEMORY) 4-9	(SE) 4-3
(MG) 4-15	(SEL) 4-40, 4-42, 4-76, 4-79
(ML) 4-15	(SEM) 4-52
(MMRS) 4-106	(SFBR) 4-39
(MMWS) 4-107	(SFS) 4-107
(M(C)(A+C)) 4 2C	(SGE) 4-76, 4-80
(MO[4:0]) 4-36	(SGL) 4-70, 4-00

IX-2 Index

(SI) 4-55	(WRIE) 4-61
(SID) 4-12	(WSR) 4-30
(SIEN0) 4-75	(WSS) 4-29
(SIEN1) 4-77	(ZMOD) 4-102
(SIGP) 4-52, 4-58	(ZSD) 4-63
(SIP) 4-54	
(SIR) 4-43, 4-71	Numerics
(SIST0) 4-79	
(SIST1) 4-81	16-bit system (S16) 4-97
(SLB) 4-95	32/64-bit jump 5-31
(SLPAR) 4-82	32-bit addressing 5-6
(SLPHBEN) 4-29	3-State 3-3
(SLPMD) 4-29	64 Kbytes ROM read cycle 6-56, 6-57
(SLT) 4-92	64-bit
(SMODE[1:0]) 4-99	addressing 5-7
(SOCL) 4-40	addressing in SCRIPTS 2-20
(SODL) 4-100 (SOM) 4-93	SCRIPT selectors 4-106
(SOZ) 4-92	table indirect indexing mode (64TIMOD) 4-103
(SPL1) 4-50	8-bit/16-bit SCSI 2-35
(SRE) 4-32	
(SRST) 4-52	Α
(SRTM) 4-63	
(SRUN) 4-55	A and B DIFFSENS SCSI signals 6-3
(SSAID) 4-92	A[6:0] 5-23
(SSE) 4-5	A_DIFFSENS 3-14
(SSI) 4-43, 4-71	A_GPIO0_ FETCH/ 3-11
(SSID) 4-41	A_GPIO1_ MASTER/ 3-11
(SSM) 4-73	A_GPIO2 3-11
(SST) 4-27	A_GPIO3 3-11
(SSTAT0) 4-45	A_GPIO4 3-11
(SSTAT1) 4-47	A_SACK+- 3-15
(SSTAT2) 4-49	A_SACK2+- 3-15 A_SATNL_2 15
(START) 4-23	A_SATN+- 3-15 A_SBSY+- 3-15
(STD) 4-74	A_SBST+- 3-13 A_SC_D+- 3-15
(STEST0) 4-92	A_SCTRL signals 3-15
(STEST1) 4-93	A_SD[15:0]+- 3-14
(STEST2) 4-94	A_SDP[1:0]+- 3-14
(STEST3) 4-96	A_SI_O+- 3-15
(STEST4) 4-99	A_SMSG+- 3-15
(STIME0) 4-86	A_SREQ+- 3-15
(STIME1) 4-88	A_SREQ2+- 3-15
(STO) 4-78, 4-82	A_SRST+- 3-15
(STR) 4-97	A_SSEL+- 3-15
(STW) 4-98 (SWIDE) 4-84	aborted (ABRT) 4-43, 4-51, 4-71
(SXFER) 4-33	absolute maximum stress ratings 6-1
(SZM) 4-95	AC characteristics 6-11
(TE) 4-96	ACK64/ 3-7
(TEMP) 4-61	acknowledge 64 3-7
(TEOP) 4-59	active negation
(TP[2:0]) 4-33	see TolerANT technology
(TRG) 4-24	active termination 2-37
(TTM) 4-98	AD[63:0] 3-6
(TYP) 4-84	adder sum output (ADDER) 4-75
(UA) 4-110	address and data signals 3-6
(UDC) 4-77, 4-80	address/data bus 2-3 alt interrupt
(USE) 4-30	A 3-10
(V) 4-60	B 3-10
(VAL) 4-41	ALT_INTA/ 3-10
(VER[2:0]) 4-17	ALT INTB/ 3-10
(VUE0) 4-29	always wide SCSI (AWS) 4-95
(VUE1) 4-30	arbitration
(WATN) 4-24	in progress (AIP) 4-46
(WIE) 4-4	mode bits 1 and 0 (ARB[1:0]) 4-22
(WOA) 4-46	priority encoder test (ART) 4-92
	• ,

simple 0.0	C4 hits address and data C 20
signals 3-8	64-bits address and data 6-32 burst write
even SCSI parity (force bad parity) (AESP) 4-26	32-bits address and data 6-34
SATN/ on parity error (AAP) 4-24	64-bits address and data 6-36
SCSI	bus
ACK/ signal (ACK) 4-40, 4-42	command and byte enables 3-6
ATN/ signal (ATN) 4-40, 4-42	fault (BF) 4-43, 4-71
BSY/ signal (BSY) 4-40, 4-42	byte
C_D/ signal (C_D) 4-40, 4-42	count 5-39
data bus (ADB) 4-25 I_O/ signal (I/O) 4-40, 4-42	empty in DMA FIFO (FMT) 4-57 full in DMA FIFO (FFL) 4-57
MSG/ signal (MSG) 4-40, 4-42	offset counter (BO) 4-61
REQ/ signal (REQ) 4-40, 4-42	,
RST/ signal (RST) 4-26	C
SEL/ signal (SEL) 4-40, 4-42	
asynchronous SCSI	C_BE[3:0]/ 2-3
receive 2-31 send 2-29	C_BE[7:0]/ 3-6
Aux_Current 4-17	cache line size (CLS) 2-7, 4-7
_	enable (CLSE) 2-7, 4-72
В	register 2-6, 2-10
	cache mode, see PCI cache mode 2-10
B_DIFFSENS 3-17	call instruction 5-28
B_GPIO0_FETCH/ 3-12	Cap_ID (CID) 4-16
B_GPIO1_MASTER/ 3-12 B_GPIO2 3-12	capabilities pointer (CP) 4-13 capability ID register 4-16
B_GPIO3 3-12	carry test 5-31
B_GPIO4 3-12	chained block moves 2-51
B_SACK+- 3-18	SCRIPTS instruction 2-52
B_SACK2+- 3-18	SODL register 2-52
B_SATN+- 3-18	SWIDE register 2-52
B_SBSY+- 3-18 B_SC_D+- 3-18	wide SCSI receive bit 2-51 wide SCSI send bit 2-51
B_SD[15:0]+- 3-16	chained mode (CHM) 4-28
B_SDP[1:0]+- 3-16	change bus phases 2-18
B_SI_O+- 3-18	chip
B_SMSG+- 3-18	control 0 (CCNTL0) 4-100
B_SREQ+- 3-18	control 1 (CCNTL1) 4-102
B_SREQ2+- 3-18 B_SRST+- 3-18	revision level (V) 4-60 test five (CTEST5) 2-7, 4-64
B_SSEL+- 3-18	test four (CTEST4) 2-26, 4-62
back-to-back read	test one (CTEST1) 4-57
32-bits address and data 6-26	test six (CTEST6) 4-66
back-to-back write	test three (CTEST3) 2-8, 2-11, 4-60
32-bits address and data 6-28	test two (CTEST2) 4-58 test zero (CTEST0) 4-57
base address register one (BARO) 2-3, 4-9	type (CTYPE) 4-84
two (BART) 4-10	type (TYP) 4-84
zero (BARZ) 2-3, 4-9	CHMOV 2-51
bidirectional 3-3	class code register 4-7
signals 6-4, 6-5	clear DMA FIFO (CLF) 2-46, 4-60
BIOS 2-3 bits used for parity control and generation 2-26	clear instruction 5-17, 5-18 clear SCSI FIFO (CSF) 2-46, 4-98
block move 2-9	CLK 3-5
instructions 5-4	clock 3-5
bridge support extensions (BSE) 4-18	address incrementor (ADCK) 4-64
burst	byte counter (BBCK) 4-65
disable (BDIS) 4-62	conversion factor (CCF[2:0]) 4-31
length (BL) 4-68 length bit 2 (BL2) 4-65	quadrupler 2-22 command register 4-3
opcode fetch	compare
32-bits address and data 6-24	data 5-32
opcode fetch enable (BOF) 4-70	phase 5-32
size selection 2-7	configuration
burst read	read command 2-5
32-bits address and data 6-30	space 2-3

IX-4 Index

write command 2-6	size (DFS) 4-65
configured	interrupt 2-44, 2-45, 2-46
as I/O (CIO) 4-58	enable (DIEN) 2-26, 2-43, 2-45, 4-71
as memory (CM) 4-58	interrupt pending (DIP) 4-54
connected (CON) 4-26, 4-53 cumulative SCSI byte count (CSBC) 4-112	interrupts 2-46
current	mode (DMODE) 2-6, 2-7, 2-8, 2-11, 2-23, 4-68 next address (DNAD) 4-67
function of input voltage 6-9	next address 64 (DNAD64) 4-108
function of output voltage 6-10	SCRIPTS
cycle frame 3-7	pointer (DSP) 4-67
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	pointer save (DSPS) 4-68
D	status (DSTAT) 2-26, 2-42, 2-43, 2-46, 2-47, 2-48, 4-42
	DSA
D1_Support (D1S) 4-17	relative 5-38
D2_Support (D2S) 4-17	relative selector (DRS) 4-107
data	DSPS register 5-36
(DATA) 4-19	dual address cycles 2-20
acknowledge status (DACK) 4-59	dynamic block move selector (DBMS) 4-108
compare mask 5-32	F
compare value 5-33	E
parity error reported (DPR) 4-6	anahla
paths 2-29	enable
request status (DREQ) 4-59 structure address (DSA) 4-51	64-bit direct BMOV (EN64DBMV) 4-103
transfer direction (DDIR) 4-58	table indirect BMOV (EN64TIBMV) 4-103
data_scale (DSCL[1:0]) 4-17	bus mastering (EBM) 4-4
data_select (DSLT[3:0]) 4-18	I/O space (EIS) 4-4
data-in 2-52, 2-53	jump on nondata phase mismatches (ENNDJ) 4-101
data-out 2-52, 2-53	memory space (EMS) 4-4
DC characteristics 6-1	parity
decode of MAD pins 3-24	checking 2-25
default download mode 2-57	checking (EPC) 4-24
destination	error response (EPER) 4-3
address 5-24	phase mismatch jump (ENPMJ) 4-100
I/O-memory enable (DIOM) 4-70	read
detected parity error (from slave) (DPE) 4-5 determining data transfer rate 2-39	line (ERL) 4-70 multiple (ERMP) 4-70
device	response to
ID (DID) 4-3	reselection (RRE) 4-32
select 3-8	selection (SRE) 4-32
specific initialization (DSI) 4-17	wide SCSI (EWS) 4-31
DEVSEL/ 3-8	enabling cache mode 2-10
timing (DT[1:0]) 4-5	encoded
diffsens mismatch (DIFF) 4-50	chip SCSI ID (ENC[3:0]) 4-33
DIP 2-46	destination SCSI ID
direct 5-20	(ENC[3:0]) 4-38
disable	(ENID) 4-41 SCSI destination ID 5-21
auto FIFO clear (DISFC) 4-101 dual address cycle (DDAC) 4-102	entry storage address (ESA) 4-111
halt on parity error or ATN (target only) (DHP) 4-26	error reporting signals 3-9
internal load/store (DILS) 4-101	even parity 2-25
pipe req (DPR) 4-102	expansion ROM base address 2-55, 2-56, 4-12
single initiator response (DSI) 4-97	extend SREQ/SACK filtering (EXT) 4-95
disconnect 2-18	external
disconnect instruction 5-16	clock 6-11
DMA (BBS) 1.00	memory interface 2-55
byte counter (DBC) 4-66	configuration 2-56
command (DCMD) 4-67	diagram examples B-1
control (DCNTL) 2-6, 2-7, 2-8, 2-44, 4-72 direction (DDIR) 4-65	multiple byte accesses 6-13 slow memory 2-56
FIFO 2-8, 2-28, 2-43	memory read 6-38
(DF[7:0]) 4-66	memory timing 6-38
(DFIFO) 4-61	memory write 6-41
byte offset counter, bits [9:8] (BO[9:8]) 4-65	extra clock cycle of data setup (EXC) 4-25
empty (DFE) 4-43	, , ,
sections 2-29	

F	write command 2-5 IDSEL 2-3, 3-8
fetch	signal 2-6
enable (FE) 4-85	illegal instruction detected (IID) 4-44, 4-71
pin mode (FM) 4-60	immediate
FIFO	arbitration (IARB) 4-27
byte control (FBL[2:0]) 4-64	data 5-24
byte control (FBL3) 4-63	indirect addressing 5-5
flags (FF[3:0]) 4-47	initialization device select 3-8
flags, bit 4 (FF4) 4-50	initiator
first dword 5-5, 5-15, 5-23, 5-27, 5-38	asynchronous receive 6-58
flush DMA FIFO (FLF) 4-60	asynchronous send 6-58
flushing (FLSH) 4-55	mode 5-11, 5-17
FRAME/ 3-7	phase mismatch 4-79
frequency lock (LOCK) 4-99	ready 3-7
full arbitration, selection/reselection 4-23	synchronous transfer 6-63
function complete 2-44	timing 6-22
(CMP) 4-76, 4-79	input 3-3
	capacitance 6-3
G	current as a function of input voltage 6-9
	signals 6-5
general description 1-1	instruction
general purpose	address (IA) 4-111
(GPREG) 4-38	prefetch unit flushing 2-22
I/O (GPIO) 4-39	type 5-38
I/O pin 0 3-11, 3-12	block move 5-5
I/O pin 1 3-11, 3-12	I/O instruction 5-15
I/O pin 2 3-11, 3-12	memory move 5-35
I/O pin 3 3-11, 3-12	read/write instruction 5-23
I/O pin 4 3-11, 3-12	transfer control instruction 5-27
pin control (GPCNTL) 4-85	INT_DIR 3-10
timer expired (GEN) 2-44, 4-78, 4-82	INTA routing enable 3-23
timer period (GEN[3:0]) 4-89	INTA, INTB disable (IRQD) 4-74
timer scale factor (GENSF) 4-88	INTA/ 2-42, 2-45, 2-48, 3-10, 3-23
GNT/ 2-10, 3-8	INTB/ 2-42, 2-45, 2-48, 3-10, 3-23
GPIO enable (GPIO[1:0]) 4-85	interface
GPIO enable (GPIO[4:2]) 4-85	128, 256, 512 Kbyte or 1 Mbyte
grant 3-8	150 ns memory B-3
	16 Kbyte
H	200 ns memory B-1
	512 Kbyte
halt SCSI clock (HSC) 4-97	150 ns memory B-4
halting 2-47	64 Kbyte
handshake-to-handshake	150 ns memory B-2
timer bus activity enable (HTHBA) 4-88	control signals 3-7 internal
timer expired (HTH) 2-44, 4-78, 4-82	arbiter 2-10
timer period (HTH[3:0]) 4-86	SCRIPTS RAM 2-19
timer scale factor (HTHSF) 4-89	internal RAM
hardware control of SCSI activity LED 2-20	see also SCRIPTS RAM 2-19
hardware interrupts 2-41	interrupt
header type (HT) 4-8	A 3-10
high impedance mode (ZMOD) 4-102	acknowledge command 2-5
high voltage differential interface 2-35	B 3-10
high voltage differential mode	direction 3-10
autoswitching with LVD and single-ended mode 2-33	handling 2-41
description 2-33	instruction 5-29
HVD or SE/LVD (DIF) 4-95	line 4-14
HVD signals 2-34	on-the-fly (IN) 5-31
	on-the-fly (INTF) 4-53
1	output 6-12
	pin (IP) 4-14
I/O 3-3	request 2-42
instructions 5-15	routing mode (IRM[1:0]) 4-94
read command 2-5	signals 3-10
space 2-3	status one (ISTAT1) 2-42, 4-55
	· · · · · · · · · · · · · · · · · · ·

status zero (ISTATO) 2-42, 4-51 interrupt-on-the-fly instruction 5-29 interrupts 2-44 fatal vs. nonfatal interrupts 2-44 halting 2-47 masking 2-45 sample interrupt service routine 2-47 stacked interrupts 2-46 IRDY/ 3-7 IRQ mode (IRQM) 4-74 issuing cache commands 2-11	MAS1/ 3-19 masking 2-45 master control for set or reset pulses (MASR) 4-65 data parity error (MDPE) 4-43, 4-71 enable (ME) 4-85 parity error enable (MPEE) 4-63 max SCSI synchronous offset (MO[4:0]) 4-36 Max_Lat (ML) 4-15 maximum stress ratings 6-1 MCE/ 3-19
J	memory address strobe 0 3-19
JTAG boundary scan testing 2-24 jump address 5-33 call a relative address 5-30 call an absolute address 5-30 control (PMJCTL) 4-101 if true/false 5-31 instruction 5-27 JUMP64 address 5-33	address strobe 1 3-19 address/data bus 3-19 chip enable 3-19 I/O address/DSA offset 5-39 move 2-9 move instructions 2-23, 5-34 no flush option 2-23 move read selector (MMRS) 4-106 move write selector (MMWS) 4-107 output enable 3-19, 3-20
L	read 2-11 read caching 2-11
	read line 2-10, 2-12
last disconnect (LDSC) 4-50 latched SCSI parity (SDP0L) 4-49 for SD[15:8] (SPL1) 4-50	read line 2-10, 2-12 read line command 2-7 read multiple 2-10, 2-12 read multiple command 2-6
latency 2-9	space 2-3 to memory 2-17
timer (LT) 4-8 LED_CNTL (LEDC) 4-85	to memory moves 2-17
load and store instructions	write 2-11, 2-12 write and invalidate 2-10
prefetch unit and store instructions 2-23 load/store 5-39	write and invalidate command 2-8
load/store instructions 2-24, 5-37	write caching 2-12
loopback enable 2-25	write command 2-5 write enable 3-19
lost arbitration (LOA) 4-46	Min_Gnt (MG) 4-15
low voltage differential See LVD Link 2-33 LVD	MOE/_TESTOUT 3-19, 3-20
driver SCSI signals 6-2	move to/from SFBR cycles 5-24
receiver SCSI signals 6-3	multiple cache line transfers 2-9 MWE/ 3-19
SCSI 1-4	111127 0 10
LVD Link 1-1, 1-4 benefits 1-4	N
operation 2-33	
	new capabilities (NC) 4-6 new features in the SYM53C896 1-3
M	next item pointer register 4-16
MAD	Next_Item_Ptr (NIP) 4-16
bus 2-56	no download mode 2-58
bus programming 3-23	no flush 5-35
pins 2-56	store instruction only 5-39 nonburst opcode fetch
MAD[0] 3-24 MAD[3:1] 3-23	32-bits address and data 6-22
MAD[4] 3-23	normal/fast memory ( 128 Kbytes)
MAD[5] 3-23	multiple byte access read cycle 6-48 multiple byte access write cycle 6-50
MAD[6] 3-23	single byte access write cycle 6-30 single byte access read cycle 6-44
MAD[7:0] 3-19, 3-23	single byte access write cycle 6-46
MAD[7] 3-23 mailbox one (MBOX1) 2-42, 4-56	
mailbox zero (MBOX0) 2-42, 4-56	0
manual start mode (MAN) 4-71	angedo 5 10 5 15 5 22 5 27
MAS0/ 3-19	opcode 5-10, 5-15, 5-23, 5-27 fetch burst capability 2-23

operating conditions 6-2	State D1 2-59
operating register/SCRIPTS RAM read	state D2 2-60
32-bits 6-17	state D3 2-60
64-bits 6-18	prefetch
operating register/SCRIPTS RAM write	enable (PFEN) 4-73
32-bits 6-19	flush 2-23
64-bits 6-20	flush (PFF) 4-73
operator 5-23	SCRIPTS instructions 2-22
output	pull-ups, internal, conditions 3-4
current as a function of output voltage 6-10	
output signals 6-4, 6-6	R
P	RAM, see also SCRIPTS RAM 2-19
	RBIAS 3-22
PAR 3-6	read
PAR64 3-7	line 2-10, 2-11
parallel ROM interface 2-55	line function 2-7
parallel ROM support 2-56	modify-write cycles 5-24
parity 2-27, 3-6	multiple 2-8, 2-10, 2-11
error 3-9	multiple with read line enabled 2-8
(PAR) 4-81	write instructions 5-23
options 2-25	write system memory from SCRIPTS 5-35
parity64 3-7	read/write
PCI	instructions 5-23, 5-25
addressing 2-3	system memory from SCRIPTS 5-35
bus commands and encoding types 2-4	received
bus commands and functions supported 2-4	master abort (from master) (RMA) 4-5
cache line size register 2-8	target abort (from master) (RTA) 4-5
cache mode 2-10	register
command register 2-8	address 5-39
commands 2-4	address - A[6:0] 5-23
configuration info enable (PCICIE) 4-58	register map A-1
configuration register read 6-15	registers 2-42
configuration register write 6-16	relative 5-20
configuration registers 4-1	relative addressing mode 5-19, 5-30
configuration space 2-3	remaining byte count (RBC) 4-110
external memory interface timing diagrams 6-13	REQ/ 2-10, 3-8
functional description 2-2	REQ/ - GNT/ 2-2
I/O space 2-3	REQ64/ 3-7
interface signals 3-5	request 3-8
master transaction 2-11	request 64 3-7
master transfer 2-11	reselect 2-18
memory space 2-3	during reselection 2-38
performance 1-7	instruction 5-15
target disconnect 2-9	reselected (RSL) 2-44, 4-76, 4-80
target retry 2-9	reserved command 2-5
PERR/ 3-9	reset 3-5
phase mismatch	input 6-12
handling in SCRIPTS 2-19	SCSI offset (ROF) 4-95
jump address 1 (PMJAD1) 4-109	response ID one (RESPID1) 4-91
jump address 2 (PMJAD2) 4-109	response ID zero (RESPID0) 4-91
jump registers 4-109	return instruction 5-28
physical dword address and data 3-6	revision ID register 4-6
PME	(RID) 4-6
clock (PMEC) 4-17	rise and fall time test condition 6-8
enable (PEN) 4-18	ROM
(2007)	flash and memory interface signals 3-19
status (PST) 4-17 support (PMES) 4-16	interface 2-55
polling 2-41	pin 2-56
1 - 3	RST/ 3-5
power and ground signals 3-21	NO1/ 3-3
0 0	c
management 2-58	S
capabilities 4-16 control/status 4-17	
	SACK 2-47
state (PWS[1:0]) 4-18	SACs 2-20
state D0 2-59	SCLK 3-13

IX-8 Index

quadrupler enable (QEN) 4-93	loopback mode (SLB) 2-25, 4-95
quadrupler select (QSEL) 4-94	low level mode (LOW) 4-96
scratch	LVD Link 2-33
byte register (SBR) 4-72	mode (SMODE[1:0]) 4-99
register A (SCRATCHA) 4-68	MSG/ signal (MSG) 4-49
register B (SCRATCHB) 4-104	output control latch (SOCL) 4-40
registers C–R (SCRATCHC–SCRATCHR) 4-105	output data latch (SODL) 2-51, 2-52, 2-53, 4-100
script fetch selector (SFS) 4-107	parity control 2-27
SCRIPTS	parity error (PAR) 4-77
instruction 2-51	parity errors and interrupts 2-27
interrupt instruction received (SIR) 4-43, 4-71	performance 1-6
processor 2-18	phase 5-12, 5-29
internal RAM for instruction storage 2-19	phase mismatch - initiator mode 4-75
performance 2-18	registers 4-20
RAM 2-4, 2-19	reset condition (RST) 4-77
running (SRUN) 4-55	RST/ received (RST) 4-81
SCSI	RST/ signal (RST) 4-46
ATN condition - target mode (M/A) 4-75	SCRIPTS operation 5-1
bit mode change (SBMC) 4-82	sample instruction 5-3
bus control lines (SBCL) 4-42	SDP0/ parity signal (SDP0) 4-46
bus data lines (SBDL) 4-104	SDP1/ parity signal (SDP1) 4-51
bus interface 2-32, 2-39	selected as ID (SSAID) 4-92
bus mode change (SBMC) 4-77	selector ID (SSID) 4-41
byte count (SBC) 4-111	serial EEPROM access 2-57
C_D/ signal (C_D) 4-49	status one (SSTAT1) 2-26, 4-47
chip ID (SCID) 4-32	status two (SSTAT2) 2-26, 4-49
clock (SCLK) 3-13, 4-93	status zero (SSTAT0) 2-26, 4-45
control enable (SCE) 4-94	synchronous offset maximum (SOM) 4-93
control one (SCNTL1) 2-26, 4-25	synchronous offset zero (SOZ) 4-92
control three (SCNTL3) 2-39, 2-40, 4-30	synchronous transfer period (TP[2:0]) 4-33
control two (SCNTL2) 2-51, 4-28	termination 2-37
control zero (SCNTL0) 2-26, 4-22	test four (STEST4) 4-99
cumulative byte count 4-112	test one (STEST1) 4-93
data high impedance (ZSD) 4-63	test three (STEST3) 4-96
destination ID (SDID) 4-38	test two (STEST2) 2-25, 4-94
disconnect unexpected (SDU) 4-28	test zero (STEST0) 4-92
encoded destination ID 5-21	timer one (STIME1) 4-88
FIFO test read (STR) 4-97	timer zero (STIME0) 4-86
FIFO test write (STW) 4-98	timing diagrams 6-58
first byte received (SFBR) 4-39	TolerANT technology 1-5
function A control 3-15	transfer (SXFER) 2-40, 4-33
function A GPIO signals 3-11	true end of process 4-59
function A signals 3-13	Ultra2 SCSI 2-21
function B control 3-18	valid (VAL) 4-41
function B GPIO signals 3-12	wide residue (SWIDE) 2-52, 4-84
function B signals 3-16	SCSI high impedance mode (SZM) 4-95
functional description 2-18	SCSI-1
gross error (SGE) 4-76, 4-80	transfers
hysteresis of receivers 6-9	(differential 4.17 Mbytes) 6-60
I_O/ signal (I/O) 4-49	(single-ended 5.0 Mbytes) 6-60
input data latch (SIDL) 4-98	SCSI-2
input filtering 6-8	fast transfers
instructions	10.0 Mbytes (8-bit transfers)
block move 5-4	40 MHz Clock 6-61
I/O 5-15	50 MHz Clock 6-61
read/write 5-23	20.0 Mbytes (16-bit transfers)
interface signals 3-13	40 MHz Clock 6-61
interrupt enable one (SIEN1) 2-43, 4-77	50 MHz Clock 6-61
interrupt enable zero (SIEN0) 2-26, 2-43, 4-75	second dword 5-14, 5-22, 5-24, 5-33, 5-36, 5-39
interrupt pending (SIP) 4-54	select 2-18
interrupt status one (SIST1) 2-42, 2-43, 2-46, 2-47, 4-81	during selection 2-38
interrupt status one (SIST) 2-42, 2-43, 2-46, 2-47, 4-61 interrupt status zero (SIST0) 2-26, 2-42, 2-43, 2-46, 2-47, 4-	instruction 5-17
79	with ATN/ 5-21
interrupts 2-46	with SATN/ on a start sequence (WATN) 4-24
isolation mode (ISO) 4-93	selected (SEL) 2-44, 4-76, 4-79
longitudinal parity (SLPAR) 4-82	selection or reselection time-out (STO) 4-78, 4-82

selection response logic test (SL1) 4-92	SYM53C896
semaphore (SEM) 4-52	329 ball grid array 6-66
serial EEPROM	329 BGA mechanical drawing 6-67
data format 2-58	new features 1-3
interface 2-57	register map A-1
SERR/ 3-9	SYNC_IRQD (SI) 4-55
SERR/ enable (SE) 4-3	synchronous
set instruction 5-16, 5-18	clock conversion factor (SCF[2:0]) 4-31
set/clear	data transfer rates 2-39
carry 5-21	operation 2-39
SACK/ 5-21	SCSI receive 2-31
SATN/ 5-22	SCSI send 2-30
target mode 5-21	system error 3-9
shadow register test mode (SRTM) 4-63	system signals 3-5
SIDL	_
least significant byte full (ILF) 4-45	T
most significant byte full (ILF1) 4-49	
signal names	table indirect 5-6, 5-20
and BGA position 6-64	
by BGA position 6-64	mode 5-19
	table relative 5-20
signal process (SIGP) 4-52, 4-58	target
signaled system error (SSE) 4-5	asynchronous receive 6-59
simple arbitration 4-22	asynchronous send 6-59
single	mode 5-10, 5-15
address cycles 2-20	
ended SCSI signals 6-7	SATN/ active (M/A) 4-79
	mode (TRG) 4-24
step interrupt (SSI) 4-43, 4-71	ready 3-7
step mode (SSM) 4-73	synchronous transfer 6-63
SIP 2-43, 2-46	timing 6-15
slow memory ( 128 Kbytes)	TCK 3-20
read cycle 6-52	TDI 3-20
write cycle 6-54	
slow ROM pin 3-24	TDO 3-20
	TEMP register 5-37
SLPAR high byte enable (SLPHBEN) 4-29	temporary (TEMP) 4-61
SLPAR mode (SLPMD) 4-29	termination 2-37
SODL	test clock 3-20
least significant byte full (OLF) 4-45	test data in 3-20
most significant byte full (OLF1) 4-50	test data out 3-20
register 2-52	
SODR	test halt SCSI clock 3-20
	test interface signals 3-20
least significant byte full (ORF) 4-45	test mode select 3-20
most significant byte full (ORF1) 4-49	test reset 3-20
software reset (SRST) 4-52	TEST_HSC 3-20
source	TEST_RSTN 3-20
I/O-memory enable (SIOM) 4-69	
special cycle command 2-5	third dword 5-14, 5-33, 5-36
SREQ 2-47	timer test mode (TTM) 4-98
	TMS 3-20
stacked interrupts 2-46	TolerANT 1-5
start	enable (TE) 4-96
address 5-14, 5-22	technology 1-5
DMA operation (STD) 4-74	benefits 1-5
SCSI transfer (SST) 4-27	electrical characteristics 6-7
sequence (START) 4-23	
	Totem Pole Output 3-3
static block move selector (SBMS) 4-108	transfer
status register 4-5	control 2-23
STOP command 2-9	control instructions 5-27
stop signal 3-8	and SCRIPTS instruction prefetching 2-23
STOP/ 3-8	count 5-35
store instruction 2-23	counter 5-13
stress ratings 6-1	
subsystem ID 2-58	information 2-18
	rate synchronous 2-39
(SID) 4-12	TRDY/ 2-9, 3-7
subsystem vendor ID 2-58	
(SVID) 4-11	U
SWIDE register 2-52	•
SYM53C700 compatibility (COM) 4-74	t 0001
	ultra SCSI

```
clock conversion factor bits 4-32
   enable (USE) 4-30
   high voltage differential transfers
       20.0 Mbytes (8-bit transfers)
           80 MHz clock 6-62
       40.0 Mbytes (16-bit transfers)
           80 MHz clock 6-62
   single-ended transfers
       20.0 Mbytes (8-bit transfers)
           quadrupled 40 MHz clock 6-62
       40.0 Mbytes (16-bit transfers)
           quadrupled 40 MHz clock 6-62
Ultra2 SCSI 1-4
   benefits 1-4
   designing an Ultra2 SCSI system 2-21
   LVD Link 2-33
   synchronous data transfers 2-40
   transfers
       40.0 Mbytes (8-bit transfers)
           quadrupled 40 MHz clock 6-63
       80.0 Mbytes (16-bit transfers)
           quadrupled 40 MHz clock 6-63
unexpected disconnect (UDC) 4-77, 4-80
updated address (UA) 4-110
upper register address line (A7) 5-24
use data8/SFBR 5-23
VDD 3-21
   -A 3-21
   -Bias 3-21
   -Bias2 3-21
   -Core 3-21
vendor
   ID (VID) 4-2
   unique enhancement, bit 1 (VUE1) 4-30
   unique enhancements, bit 0 (VUE0) 4-29
version (VER[2:0]) 4-17
VSS 3-21
   -A 3-21
   -Core 3-21
W
wait
   disconnect instruction 5-18
   for disconnect 2-18
   for valid phase 5-32
   reselect instruction 5-18
   select instruction 5-16
wide SCSI
   chained block moves 2-51
   receive (WSR) 4-30
   receive bit 2-51
   send (WSS) 4-29
   send bit 2-51
won arbitration (WOA) 4-46
write
   read instructions 5-23
   read system memory from SCRIPTS 5-35
write and invalidate 2-9, 2-10, 2-11
   enable (WIE) 4-4
   enable (WRIE) 4-61
WSR bit 2-52
WSS flag 2-51
```

### **Customer Feedback**

We would appreciate your feedback on this document. Please copy the following page, add your comments, and fax it to us at the number shown.

If appropriate, please also fax copies of any marked-up pages from this document.

<u>Important:</u> Please include your name, phone number, fax number, and

company address so that we may contact you directly for

clarification or additional information.

Thank you for your help in improving the quality of our documents.

#### **Reader's Comments**

LSI Logic Corporation Technical Publications Fax your comments to:

M/S E-198

Fax: 408.433.4333

Please tell us how you rate this document: Symbios® SYM53C896 PCI to Dual Channel Ultra2 SCSI Multifunction Controller Technical Manual. Place a check mark in the appropriate blank for each category.

	Excellent	Good	Average	Fair	Poor
Completeness of information					
Clarity of information					
Ease of finding information					
Technical content					
Usefulness of examples and illustrations					
Overall manual					
What could we do to improve	this docu	ment?			
If you found errors in this doon number. If appropriate, please	•		-		. •
Please complete the information or addirectly for clarification or addirectly			•	contact	you
Name			_ Date _		
Telephone		Fax			
Title					
Department			Mail Sto	p	
Company Name					
Street					
City, State, Zip					
• •					

#### **U.S. Distributors** by State

A. E. Avnet Electronics	Colorado	Indiana	Minnesota
http://www.hh.avnet.com	Denver	Fort Wavne	Champlin
	A. E. Tel: 303.790.1662	I. E. Tel: 219.436.4250	B. M. Tel: 800.557.2566
Inc. (for HAB's)	B. M. Tel: 303.846.3065	W. E. Tel: 888.358.9953	Eden Prairie
http://www.bellmicro.com	W. E. Tel: 800.933.9953	Indianapolis	B. M. Tel: 800.255.1469
I. E. Insight Electronics	Englewood	A. E. Tel: 317.575.3500	Minneapolis
http://www.insight-electronics.com	I. E. Tel: 303.649.1800	_	A. E. Tel: 612.346.3000
W. E. Wyle Electronics		Iowa	W. E. Tel: 800.860.9953
http://www.wyle.com	Connecticut	W. E. Tel: 612.853.2280	St. Louis Park
Al-L	Cheshire	Cedar Rapids	I. E. Tel: 612.525.9999
Alabama	A. E. Tel: 203.271.5700	A. E. Tel: 319.393.0033	
Daphne	I. E. Tel: 203.272.5843		Mississippi
I. E. Tel: 334.626.6190	Wallingford	Kansas	A. E. Tel: 800.633.2918
Huntsville	W. E. Tel: 800.605.9953	W. E. Tel: 303.457.9953	W. E. Tel: 256.830.1119
A. E. Tel: 256.837.8700		Kansas City	= = = = =
I. E. Tel: 256.830.1222	Delaware	A. E. Tel: 913.663.7900	Missouri
W. E. Tel: 800.964.9953	North/South	Lenexa	W. E. Tel: 630.620.0969
	A. E. Tel: 800.526.4812	I. E. Tel: 913.492.0408	St. Louis
Alaska	Tel: 800.638.5988	2	A. E. Tel: 314.291.5350
A. E. Tel: 800.332.8638	B. M. Tel: 302.328.8968	Kentucky	I. E. Tel: 314.872.2182
		W. E. Tel: 937.436.9953	1. L. 161. 314.072.2102
Arkansas	W. E. Tel: 856.439.9110	Central/Northern/ Western	Montana
W. E. Tel: 972.235.9953	Florida	A. E. Tel: 800.984.9503	A. E. Tel: 800.526.1741
		Tel: 800.767.0329	W. E. Tel: 801.974.9953
Arizona	Altamonte Springs		W. E. 161. 601.974.9955
Phoenix	B. M. Tel: 407.682.1199	Tel: 800.829.0146	Nebraska
A. E. Tel: 480.736.7000	I. E. Tel: 407.834.6310	Louisiana	A. E. Tel: 800.332.4375
B. M. Tel: 602.267.9551	Boca Raton		
W. E. Tel: 800.528.4040	I. E. Tel: 561.997.2540	W. E. Tel: 713.854.9953	W. E. Tel: 303.457.9953
Tempe	Clearwater	North/South	Nevada
•	I. E. Tel: 727.524.8850	A. E. Tel: 800.231.0253	
	Fort Lauderdale	Tel: 800.231.5575	Las Vegas
Tucson	A. E. Tel: 954.484.5482		A. E. Tel: 800.528.8471
A. E. Tel: 520.742.0515	W. E. Tel: 800.568.9953	Maine	W. E. Tel: 702.765.7117
O-lifei-	Miami	A. E. Tel: 800.272.9255	Name Hammakina
California	B. M. Tel: 305.477.6406	W. E. Tel: 781.271.9953	New Hampshire
Agoura Hills	Orlando		A. E. Tel: 800.272.9255
B. M. Tel: 818.865.0266		Maryland	W. E. Tel: 781.271.9953
Irvine	A. E. Tel: 407.657.3300	Baltimore	No. 1
A. E. Tel: 949.789.4100	W. E. Tel: 407.740.7450	A. E. Tel: 410.720.3400	New Jersey
B. M. Tel: 949.470.2900	Tampa	W. E. Tel: 800.863.9953	North/South
I. E. Tel: 949.727.3291	W. E. Tel: 800.395.9953	Columbia	A. E. Tel: 201.515.1641
W. E. Tel: 800.626.9953	St. Petersburg	B. M. Tel: 800.673.7461	Tel: 609.222.6400
Los Angeles	A. E. Tel: 727.507.5000	I. E. Tel: 410.381.3131	Mt. Laurel
A. E. Tel: 818.594.0404			I. E. Tel: 609.222.9566
W. E. Tel: 800.288.9953	Georgia	Massachusetts	Pine Brook
Sacramento	Atlanta	Boston	W. E. Tel: 800.862.9953
	A. E. Tel: 770.623.4400	A. E. Tel: 978.532.9808	Parsippany
	B. M. Tel: 770.980.4922	W. E. Tel: 800.444.9953	I. E. Tel: 973.299.4425
W. E. Tel: 800.627.9953	W. E. Tel: 800.876.9953	Burlingtonr	Wayne
San Diego	Duluth	3	
A. E. Tel: 858.385.7500	I. E. Tel: 678.584.0812		W. E. Tel: 973.237.9010
B. M. Tel: 858.597.3010		Marlborough	New Mexico
I. E. Tel: 800.677.6011	Hawaii	B. M. Tel: 508.480.9099	W. E. Tel: 480.804.7000
W. E. Tel: 800.829.9953	A. E. Tel: 800.851.2282	Woburn	
San Jose		B. M. Tel: 781.933.9010	Albuquerque
A. E. Tel: 408.435.3500	Idaho	Mishings	A. E. Tel: 505.293.5119
B. M. Tel: 408.436.0881	A. E. Tel: 801.365.3800	Michigan	
I. E. Tel: 408.952.7000	W. E. Tel: 801.974.9953	Brighton	
Santa Clara		I. E. Tel: 810.229.7710	
W. E. Tel: 800.866.9953	Illinois	Detroit	
Woodland Hills	North/South	A. E. Tel: 734.416.5800	

Schaumburg I.E.

Tel: 847.797.7300

Tel: 314.291.5350

Tel: 847.413.8530

Tel: 800.853.9953

Tel: 847.885.9700

A. E.

W. E.

Chicago B. M.

Woodland Hills

Tel: 818.594.0404 Westlake Village
I. E. Tel: 818.707.2101

A. E.

W. E. Tel: 888.318.9953

#### **U.S. Distributors** by State (Continued)

#### New York

Hauppauge

Tel: 516.761.0960 I.E. Long Island

A. E. Tel: 516.434.7400 W. E. Tel: 800.861.9953 Rochester

A. E. Tel: 716.475.9130 I.E. Tel: 716.242.7790 W. E. Tel: 800.319.9953

Smithtown Tel: 800.543.2008 B. M.

Syracuse Tel: 315.449.4927 A. E.

#### **North Carolina**

Raleigh

A. E. Tel: 919.859.9159 I.E. Tel: 919.873.9922 W. E. Tel: 800.560.9953

#### **North Dakota**

A. E. Tel: 800.829.0116 W. E. Tel: 612.853.2280

#### Ohio

Cleveland

A. E. Tel: 216.498.1100 Tel: 800.763.9953 W. E. Dayton

Tel: 614.888.3313 A. E. I.E. Tel: 937.253.7501 W. E. Tel: 800.575.9953 Strongsville

B. M. Tel: 440.238.0404 Valley View

I.E. Tel: 216.520.4333

#### Oklahoma

W. E. Tel: 972.235.9953 Tulsa

A. E. Tel: 918.459.6000 Tel: 918.665.4664 I.E.

#### Oregon

Beavertonr

B. M. Tel: 503.524.0787 I.E. Tel: 503.644.3300 Portland

A. E.

Tel: 503.526.6200 W. E. Tel: 800.879.9953

#### Pennsylvania

Mercer

I.E. Tel: 412.662.2707 Pittsburgh

Tel: 412.281.4150 A. E. W. E. Tel: 440.248.9996 Philadelphia

A. E. Tel: 800.526.4812 B. M. Tel: 215.741.4080 W. E. Tel: 800.871.9953

#### Rhode Island

A. E. 800.272.9255 W. E. Tel: 781.271.9953

#### South Carolina

A. E. Tel: 919.872.0712 W. E. Tel: 919.469.1502

#### South Dakota

A. E. Tel: 800.829.0116 W. E. Tel: 612.853.2280

#### Tennessee

W. E. Tel: 256.830.1119 East/West

Tel: 800.241.8182 A. E. Tel: 800.633.2918

#### **Texas**

Austin A. E. Tel: 512.219.3700 B. M. Tel: 512.258.0725 I.E. Tel: 512.719.3090 W. E. Tel: 800.365.9953 Dallas

A. E. Tel: 214.553.4300 B. M. Tel: 972.783.4191 W. E. Tel: 800.955.9953 El Paso

A. E. Tel: 800.526.9238 Houston

A. E. Tel: 713.781.6100 B. M. Tel: 713.917.0663 Tel: 800.888.9953 W. E. Richardson

Tel: 972.783.0800 I.E. Rio Grande Valley A. E. Tel: 210.412.2047

Stafford I.E. Tel: 281.277.8200

#### Utah

Centerville

B. M. Tel: 801.295.3900 Murray Tel: 801.288.9001 I F

Salt Lake City

A. E. Tel: 801.365.3800 W. E. Tel: 800.477.9953

#### Vermont

A. E. Tel: 800.272.9255 W. E. Tel: 716.334.5970

#### Virginia

Tel: 800.638.5988 A. E. W. E. Tel: 301.604.8488

#### Washington

Kirkland

I.E. Tel: 425.820.8100 Seattle

A. E. Tel: 425.882.7000 W. E. Tel: 800.248.9953

#### West Virginia

A. E. Tel: 800.638.5988

#### Wisconsin

Milwaukee

A. E. Tel: 414.513.1500 W. E. Tel: 800.867.9953 Wauwatosa

Tel: 414.258.5338

Wyoming

I.E.

A. E. Tel: 800.332.9326 W. E. Tel: 801.974.9953

#### **Direct Sales** Representatives by State (Component and HAB)

E. A. Earle Associates E. L. Electrodyne - UT GRP Group 2000 Infinity Sales, Inc. I. S. ION ION Associates, Inc. Rathsburg Associ-R. A. ates, Inc. SGY Synergy Associates,

#### Arizona

Tempe

Tel: 480.921.3305 E. A.

#### California

Calabasas

I. S. Tel: 818.880.6480 Irvine I. S. Tel: 714.833.0300 San Diego

Tel: 619.278.5441 E. A.

#### Illinois

Elmhurst

Tel: 630.516.8400 R. A.

#### Indiana

Cicero Tel: 317.984.8608 R. A. Ligonier

R. A. Tel: 219.894.3184 Plainfield R. A. Tel: 317.838.0360

#### Massachusetts

Burlington

SGY Tel: 781.238.0870

#### Michigan

Byron Center

R. A. Tel: 616.554.1460

Good Rich Tel: 810.636.6060 R. A.

Novi Tel: 810.615.4000 R. A.

#### **North Carolina**

Cary

GRP Tel: 919.481.1530

#### Ohio

Columbus

R. A. Tel: 614.457.2242 Dayton

R. A. Tel: 513.291.4001 Independence

Tel: 216.447.8825 R. A.

#### Pennsylvania

Somerset

R. A. Tel: 814.445.6976

#### Texas Austin

ION Tel: 512.794.9006

Arlington

ION Tel: 817.695.8000 Houston ION Tel: 281.376.2000

#### Utah

Salt Lake City

Tel: 801.264.8050 E. L.

#### Wisconsin

Muskego

Tel: 414.679.8250 R. A.

Saukville

R. A. Tel: 414.268.1152

#### Sales Offices and Design Resource Centers

LSI Logic Corporation Corporate Headquarters Tel: 408.433.8000 Fax: 408.433.8989

#### **NORTH AMERICA**

#### California

Costa Mesa - Mint Technology Tel: 949.752.6468 Fax: 949.752.6868

#### Irvine

◆ Tel: 949.809.4600 Fax: 949.809.4444

Pleasanton Design Center Tel: 925.730.8800 Fax: 925.730.8700

San Diego Tel: 858.467.6981 Fax: 858.496.0548

Silicon Valley
Tel: 408.433.8000
Fax: 408.954.3353

Wireless Design Center Tel: 858.350.5560 Fax: 858.350.0171

#### Colorado

Boulder

◆ Tel: 303.447.3800 Fax: 303.541.0641

> Colorado Springs Tel: 719.533.7000 Fax: 719.533.7020

Fort Collins Tel: 970.223.5100 Fax: 970.206.5549

#### Florida

Boca Raton Tel: 561.989.3236 Fax: 561.989.3237

#### Georgia

Alpharetta Tel: 770.753.6146 Fax: 770.753.6147

#### Illinois

Oakbrook Terrace Tel: 630.954.2234 Fax: 630.954.2235

#### Kentucky

Bowling Green Tel: 270.793.0010 Fax: 270.793.0040

#### Maryland

Bethesda

Tel: 301.897.5800 Fax: 301.897.8389

#### Massachusetts

Waltham

◆ Tel: 781.890.0180 Fax: 781.890.6158

> Burlington - Mint Technology Tel: 781.685.3800 Fax: 781.685.3801

#### Minnesota

Minneapolis

◆ Tel: 612.921.8300 Fax: 612.921.8399

#### **New Jersey**

Red Bank Tel: 732.933.2656 Fax: 732.933.2643

Cherry Hill - Mint Technology Tel: 609.489.5530

Tel: 609.489.5530 Fax: 609.489.5531

#### New York

Fairport Tel: 716.218.0020 Fax: 716.218.9010

#### North Carolina

Raleigh Tel: 919.785.4520 Fax: 919.783.8909

#### Oregon

Beaverton Tel: 503.645.0589 Fax: 503.645.6612

#### Texas

Austin

Tel: 512.388.7294 Fax: 512.388.4171

#### Plano

♦ Tel: 972.244.5000 Fax: 972.244.5001

#### Houston

Tel: 281.379.7800 Fax: 281.379.7818

#### Canada Ontario

Ottawa

Tel: 613.592.1263
 Fax: 613.592.3253

#### INTERNATIONAL

#### France Paris

LSI Logic S.A. Immeuble Europa

Tel: 33.1.34.63.13.13 Fax: 33.1.34.63.13.19

#### Germany Munich

LSI Logic GmbH

◆ Tel: 49.89.4.58.33.0 Fax: 49.89.4.58.33.108

#### Stuttgart

Tel: 49.711.13.96.90 Fax: 49.711.86.61.428

#### Italy Milano

LSI Logic S.P.A.

♦ Tel: 39.039.687371 Fax: 39.039.6057867

#### **Japan** Tokyo

LSI Logic K.K.

♦ Tel: 81.3.5463.7821 Fax: 81.3.5463.7820

#### Osaka

Tel: 81.6.947.5281 Fax: 81.6.947.5287

#### Korea

Seoul

LSI Logic Corporation of Korea Ltd

Tel: 82.2.528.3400 Fax: 82.2.528.2250

#### The Netherlands

Eindhoven

LSI Logic Europe Ltd Tel: 31.40.265.3580

Fax: 31.40.296.2109

#### Singapore

Singapore LSI Logic Pte Ltd

Tel: 65.334.9061 Fax: 65.334.4749

Tel: 65.835.5040 Fax: 65.732.5047

#### Sweden

Stockholm LSI Logic AB

♦ Tel: 46.8.444.15.00 Fax: 46.8.750.66.47

#### Taiwan Taipei LSI Logic Asia, Inc. Taiwan Branch

Tel: 886.2.2718.7828 Fax: 886.2.2718.8869

#### United Kingdom Bracknell

LSI Logic Europe Ltd

◆ Tel: 44.1344.426544
Fax: 44.1344.481039

 Sales Offices with Design Resource Centers

#### International Distributors

Australia

New South Wales Reptechnic Pty Ltd

♦ Tel: 612.9953.9844 Fax: 612.9953.9683

Belgium Acal nv/sa

Tel: 32.2.7205983 Fax: 32.2.7251014

China Beijing

**LSI Logic International** 

Services Inc.

Tel: 86.10.6804.2534 Fax: 86.10.6804.2521

France

Rungis Cedex

Azzurri Technology France

Tel: 33.1.41806310 Fax: 33.1.41730340

Germany Haar

**EBV Elektronik** Tel: 49.89.4600980

Fax: 49.89.46009840

Munich

Avnet Emg GmbH Tel: 49.89.45110102 Fax: 49.89.42.27.75

Wuennenberg-Haaren

Peacock AG Tel: 49.2957.79.1692 Fax: 49.2957.79.9341

Hong Kong Hong Kong **AVT Industrial Ltd** 

Tel: 852.2428.0008 Fax: 852.2401.2105

EastEle

Tel: 852.2798.8860 Fax: 852.2305.0640

India Bangalore Spike Technologies India Private Ltd

◆ Tel: 91.80.664.5530 Fax: 91.80.664.9748

Israel Tel Aviv

**Eastronics Ltd** Tel: 972.3.6458777 Fax: 972.3.6458666 Japan Tokvo

**Global Electronics** Corporation

Tel: 81.3.3260.1411 Fax: 81.3.3260.7100 Technical Center Tel: 81.471.43.8200

Yokohama-City

Macnica Corporation Tel: 81.45.939.6140 Fax: 81.45.939.6141

The Netherlands

Eindhoven

Acal Nederland b.v. Tel: 31.40.2.502602 Fax: 31.40.2.510255

Switzerland Brugg

LSI Logic Sulzer AG Tel: 41.32.3743232 Fax: 41.32.3743233

Taiwan Taipei

Avnet-Mercuries Corporation, Ltd Tel: 886.2.2516.7303

Fax: 886.2.2505.7391

**Lumax International** Corporation, Ltd Tel: 886.2.2788.3656

Fax: 886.2.2788.3568

Prospect Technology Corporation, Ltd Tel: 886.2.2721.9533

Fax: 886.2.2773.3756

Serial Semiconductor Corporation, Ltd Tel: 886.2.2579.5858

Fax: 886.2.2570.3123

United Kingdom Maidenhead

Azzurri Technology Ltd Tel: 44.1628.826826 Fax: 44.1628.829730

Swindon **EBV Elektronik** 

Tel: 44.1793.849933 Fax: 44.1793.859555

♦ Sales Offices with Design Resource Centers