


# High Efficiency 5.5V, 6A, 2.4MHz I<sup>2</sup>C Programmable, Synchronous Step Down Regulator *Preliminary Specification*

## **General Description**

SYR828 is a high efficiency 2.4MHz synchronous step down DC/DC regulator IC capable of delivering up to 6A output currents. It can operate over a wide input voltage range from 2.6V to 5.5V and integrate main switch and synchronous switch with very low  $R_{DS\;(ON)}$  to minimize the conduction loss. The output voltage can be programmed from 0.7125V to 1.5V through I<sup>2</sup>C interface.

SYR828 is in a space saving, low profile CSP1.56\*1.96-20 package.

## **Ordering Information**



Ordering Number	Package Type	Slave Address
SYR828PKC	CSP1.56*1.96-20	0x41H

#### **Features**

- Input voltage range: 2.6V to 5.5V
- 2.4 MHz switching frequency minimizes the external components
- Typical 65uA quiescent current
- Low  $R_{DS(ON)}$  for internal switches (PFET/NFET):  $28m\Omega/17m\Omega$
- Programmable Output Voltage: 0.7125V to 1.5V in 12.5mV steps
- 6A continuous output current capability.
- Capable for 0.25uH inductor and 22uF Ceramic Capacitor.
- Hic-cup mode protection for hard short condition
- RoHS Compliant and Halogen Free
- Compact package: CSP1.56\*1.96-20

## **Applications**

- Smart-phone
- Web-tablets





Figure 1. Schematic Diagram



## Pinout (top view)



Part Number	Package type	√ Top Mark <sup>©</sup>
SYR828PKC	CSP1.56*1.96-20	Bc xyz

Note  $\mathcal{D}$ : x=year code, y=week code, z= lot number code.

Pin	Pin Name	Pin Description		
D1,D2,E1,E2	VIN	Power input pin. These pins must be decoupled to ground with at least		
		22uf ceramic capacitor. The input capacitor should be placed as close		
		as possible between VIN and GND pins.		
D3,D4,E3,E4	SW	Switching node pin. Connect these pins to the switching node of		
		inductor.		
B2,B3,C1,C2,C3,C4	GND 🕌	Power ground pins.		
A1	VSEL	Voltage select pin. When this pin is low, V <sub>OUT</sub> is set by the VSEL0		
		register. When this pin is high, V <sub>OUT</sub> is set by the VSEL1 register.		
A2	EN	Enable control pin. Active high. Do not leave it floating.		
B1	SDA	I <sup>2</sup> C interface clock line.		
B4	AGND	Analog ground pin.		
A3	SCL	I <sup>2</sup> C interface Bi-directional Data line.		
A4	VOUT	Sense pin for output. Connect to the output capacitor side.		





All Other Pins	6.0V Vin + 0.6V
Power Dissipation, PD @ TA = 25°C CSP1.56*1.96-20	
Package Thermal Resistance (Note 2)	
heta <sub>JA</sub>	38°C/W
heta JC	8°C/W/
function Temperature Range	150°C
Lead Temperature (Soldering, 10 sec.)	
Storage Temperature Range	
ESD Susceptibility (Note 2)	
Recommended Operating Conditions (Note 3)	
Supply Input Voltage	2.6V to 5.5V
Junction Temperature Range	
Ambient Temperature Range	-40°C to 85°C
Ambient Temperature Range  Continuential Prepared  Con	
<b>∞</b> .	
Sile	
Silered	
Sile	
511e	



## **Electrical Characteristics**

 $(V_{IN} = 5V, V_{OUT} = 1.0V, L = 0.25uH, C_{OUT} = 22uF, T_{A} = 25^{\circ}C$ , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Range	$V_{\rm IN}$		2.6		5.5	V
V <sub>IN</sub> UVLO	$V_{\rm UVLO}$	V <sub>IN</sub> Rising		2.45	2.55	V
V <sub>IN</sub> UVLO Hysteresis	$V_{UVHYST}$			150		mV
Quiescent Current	$I_Q$	I <sub>OUT</sub> =0, EN=1, FB=105%*V <sub>REF</sub>		65		μA
Shutdown Current	I <sub>SHDN_H/W</sub>	EN=0		0.1	O	μA
	I <sub>SHDN_S/W</sub>	EN=V <sub>IN</sub> , Buck_ENx=0		30	ange '	μΑ
EN, VSEL, SDA, SCL						
Rising threshold	$V_{IH}$		1.1			V
Falling threshold	$V_{\rm IL}$			/	0.4	V
		48				
V <sub>OUT</sub> Accuracy	$V_{REG}$	Forced PWM, V <sub>OUT</sub> =VSEL0, A default value	-1.5		+1.5	%
NFET R <sub>DS(ON)</sub>	$R_{DS(ON)N}$	0		17		mΩ
PFET R <sub>DS(ON)</sub>	R <sub>DS(ON)P</sub>			28		mΩ
PMOS peak current limit	I <sub>LIM_PEAK</sub>		7.5			Α
NMOS peak current limit	I <sub>LIM_VALLEY</sub>		6			A
Internal soft-start time	$t_{SS}$			300		us
Min on time				40		ns
Oscillator Frequency	F <sub>OSC</sub>			2.4		MHz
Thermal Shutdown	$T_{SD}$			150		°C
Temperature				130		_
Thermal Shutdown Hysteresis	T <sub>HYS</sub>	<b>*</b>		15		°C
LX node discharge resistor	R <sub>DSH</sub>			150		Ω
Input OVP shutdown		Rising threshold		6.15		V
	Vove	Falling threshold	5.5	5.85		V
Over voltage protection blanking time	Blanking			20		us

**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2:  $\theta$  JA is measured in the natural convection at  $T_A = 25$  °C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard.

Note 3. The device is not guaranteed to function outside its operating conditions.



#### **Enabling Function**

The EN pin controls SYR828 start up. EN pin low to high transition starts the power up sequence. If EN pin is low, the DC/DC converter will be turned off.

SYR828 allows software to enable of the regulator when EN is HIGH, via the BUCK\_EN bits. BUCK\_EN0 and BUCK\_EN1 are both initialized HIGH in the registers.

Hardware	and	Software	Enable	control	table
1 I al a walc	ana	Dontware	Lilauic	COMMON	table.

P	ins	Bi	ts	
EN	VSEL	BUCK_EN0	BUCK_EN1	OUTPUT
0	X	X	X	OFF
1	0	0	X	OFF
1	0	1	X	ON
1	1	X	0	OFF
1	1	X	1	ON

#### **Input Over Voltage Protection Function**


When the  $V_{\rm IN}$  exceeds over voltage protection threshold, SYR828 will stop switching to protect the circuitry. An internal 20us blanking time helps to prevent the circuit from shutting down due to noise spikes.

#### I<sup>2</sup>C Interface

SYR828 features an I<sup>2</sup>C interface that allow the HOST processor to control the output voltage achieve the DVS function. The I<sup>2</sup>C interface supports clock speeds of up to 3.4MHz and uses standard I<sup>2</sup>C commands. SYR828 always operates as a slave device, and is addressed using a 7-bit slave address followed by an 8<sup>th</sup> bit, which indicates whether the transaction is a read-operation or a write-operation. I<sup>2</sup>C address of the SYR828 is set at the factory to 0x41h.


#### **START and STOP Conditions:**

SYR828 is controlled via an I<sup>2</sup>C compatible interface. The START condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The STOR condition is a LOW to HIGH transition on the SDA line while SCL is HIGH. A STOP condition must be sent before each START condition. The I<sup>2</sup>C master always generates the START and STOP conditions.



#### Data Validity:

The data on the SDA line must be stable during the HIGH period of the SCL, unless generating a START or STOP condition. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW.






#### Acknowledge:

Each address and data transmission uses 9-clock pulses. The ninth pulse is the acknowledge bit (ACK). After the


START condition, the master sends 7-slave address bits and an R/W bit during the next 8-clock pulses. During the ninth clock pulse, the device that recognizes its own address holds the data line low to acknowledge. The acknowledge bit is also used by both the master and the slave to acknowledge receipt of register addresses and data.



#### **Data Transactions:**

All transactions start with a control byte sent from the  $I^2C$  master device. The control byte begins with a START condition, followed by 7-bits of slave address ( $\underline{1000001x}$  for the SYR828, this address can be changed if necessary)

followed by the 8<sup>th</sup> bit, R/W bit. The R/W bit is 0 for a write or 1 for a read; If any slave devices on the I<sup>2</sup>C bus recognize their address, they will acknowledge by pulling the SDA line low for the last clock cycle in the control byte. If no slaves exist at that address or are not ready to communicate, the data line will be 1, indicating a Not Acknowledge condition. Once the control byte is sent, and SYR828 acknowledges it, the 2nd byte sent by the master must be a register address byte. The register address byte tells the SYR828 which register the master will write or read. Once the SYR828 receives a register address byte it responds with an acknowledge.





## **Register Settings:**

## 1. VSEL0 (0x00)

Register Name				VSEL0
Address				0x00
Field	Bit	R/W	Default	Description
BUCK_EN0	7	R/W	1	Software buck enable. When EN pin is low, the regulator is off. When EN pin is high, BUCK_EN bit takes precedent.
MODE0	6	R/W	0	0=Allow auto-PFM mode during light load. 1=Forced PWM mode
NSEL0	5:0	R/W	010111 (V <sub>OUT</sub> =1.0V)	000000 = 0.7125V 000001 = 0.7250X 000010 = 0.7375V  010111 = 1.0000V

### 2. VSEL1 (0x01)

Register Name				VSEL1
Address			· 20,	0x01
Field	Bit	R/W	Default	Description
BUCK_EN1	7	R/W O	1	Software buck enable. When EN pin is low, the regulator is off. When EN pin is high, BUCK_EN bit takes precedent.
MODE1	6	R/W	0	0=Allow auto-PFM mode during light load. 1=Forced PWM mode
NSEL1	<b>\$</b> .0∕ )	R/W	010111 (V <sub>OUT</sub> =1.0V)	000000 = 0.7125V 000001 = 0.7250V 000010 = 0.7375V  010111 = 1.0000V  111111 = 1.5000V



## 3. Control Register (0x02)

Register Name				Control Register
Address				0x02
Field	Bit	R/W	Default	Description
Output Discharge	7	R/W	1	0 = discharge resistor is disabled. 1 = discharge resistor is enabled.
Slew Rate	6:4	R/W	000=10mV/0.15us	Set the slew rate for positive voltage transitions.  000 = 10mV/0.15us  001 = 10mV/0.3us  010 = 10mV/0.6us  011 = 10mV/1.2us  100 = 10mV/2.4us  101 = 10mV/4.8us  110 = 10mV/9.6us  111 = 10mV/9.6us
Reserved	3	R/W	0	Always reads back 0.
RESET	2	R/W	0	Setting to 1 resets all registers to default values.
Reserved	1:0	R/W	00	Always reads back 0.

## **4. ID1 Register** (0x03)

Register Name				ID1 Register
Address		<u></u>		0x03
Field	Bit	R/W	Default	Description
VENDOR	7:5	R	100	IC vendor Silergy code.
Reserved	4	R.	0	Always reads back 0.
DIE_ID	3:0	R	1000	IC option code



#### **5. ID2 Register (0x04)**


Register Name				ID2 Register
Address				0x04
Field	Bit	R/W	Default	Description
Reverved	7:4	R	0000	Always reads back 0.
DIE_REV	3:0	R	0001	IC mask revision code

#### 6. PGOOD Register (0x05)

Address	Register Name			PGOOD Register	
Address				0x05	
Field	Bit	R/W	Default	Description	
PGOOD	7	R	0	1: Buck is enabled and soft-start is completed.	
Reserved	6:0	R	000 0000	Always reads back 0.	
	<i>^</i> C	18. C	000 0000		
Silery	1				



# CSP1.56\*1.96-20 Outline Drawing



**Side View** 

Notes: All dimension in MM and exclude mold flash & metal bur