

# Si8901 SERIES




## DMOS Double-Balanced Mixers


The Si8901 Ring Demodulator/Balanced Mixer offers significant improvements for RF mixer application where low third order harmonic distortion has been a problem. Combining matching with very low junction capacitance, (< 3 pF), low on-resistance (30  $\Omega$ ) and very high off-resistance (>  $10^9 \Omega$ ), the Si8901 accepts an RF and a local oscillator (LO) input and provides a high fidelity IF output with typical conversion loss of -8 dB at frequencies up to 200 MHz. Available in an 8-pin TO-78 and SO-14 package, this device is specified over -55 to 125°C temperature range.

PART NUMBER	PACKAGE	$V_{(BR)DS}$	$V_{GS(th)}$	$r_{ds(ON)}$
		MIN (V)	MAX (V)	MAX ( $\Omega$ )
Si8901A	TO-78	15	2.0	70
Si8901CY	SO-14	15	2.0	70

SO-14




TOP VIEW



## SIMILAR PRODUCTS

- Chips, order Si8901CHP

TO-78



BOTTOM VIEW



- |                   |                   |
|-------------------|-------------------|
| 1 IF <sub>1</sub> | 5 LO <sub>1</sub> |
| 2 RF <sub>1</sub> | 6 LO <sub>2</sub> |
| 3 RF <sub>2</sub> | 7 IF <sub>2</sub> |
| 4 SUB             |                   |

## ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMIT		UNITS
		Si8901A	Si8901CY	
Gate-Source, Gate-Drain Voltage	$V_{GS}, V_{GD}$	30/-22.5	30/-22.5	V
Drain-Substrate, Source-Substrate Voltage	$V_{DB}, V_{SB}$	22.5	22.5	
Drain-Source Voltage	$V_{DS}$	15	15	
Gate-Substrate Voltage <sup>1</sup>	$V_{GB}$	30/-0.3	30/-0.3	
Drain Current	$I_D$	50		mA
Power Dissipation (Package)	$P_D$	500		mW
Power Derating		5		mW/ $^\circ\text{C}$
Operating Junction Temperature	$T_J$	-55 to 125		$^\circ\text{C}$
Storage Temperature	$T_{stg}$	-65 to 150		
Lead Temperature (1/16" from case for 10 seconds)	$T_L$	300		

<sup>1</sup>These devices feature an internal Zener protected gate.

ELECTRICAL CHARACTERISTICS <sup>1</sup>				LIMITS					
PARAMETER	SYMBOL	TEST CONDITIONS	TYP <sup>2</sup>	Si8901A		Si8901CY		UNIT	
				MIN	MAX	MIN	MAX		
<b>STATIC</b>									
Drain-Source Breakdown Voltage	$V_{(BR)DS}$	$V_{GS} = V_{BS} = -5\text{ V}$ , $I_D = 10\text{ nA}$	30	15		15		V	
Source-Drain Breakdown Voltage	$V_{(BR)SD}$	$V_{GD} = V_{BD} = -5\text{ V}$ , $I_S = 10\text{ nA}$	22	15		15			
Drain-Substrate Breakdown Voltage	$V_{(BR)DB}$	$V_{GB} = 0\text{ V}$ $I_D = 10\text{ nA}$ Source OPEN	35	22.5		22.5			
Source-Substrate Breakdown Voltage	$V_{(BR)SB}$	$V_{GB} = 0\text{ V}$ $I_S = 10\text{ nA}$ Drain OPEN	35	22.5		22.5			
Drain-Source Leakage	$I_{DS(OFF)}$	$V_{GS} = V_{BS} = -5\text{ V}$ , $V_{DS} = 15\text{ V}$	0.7					nA	
Source-Drain Leakage	$I_{SD(OFF)}$	$V_{GD} = V_{BD} = -5\text{ V}$ , $V_{SD} = 15\text{ V}$	0.8						
Gate Leakage	$I_{GBS}$	$V_{DB} = V_{SB} = 0\text{ V}$ , $V_{GB} = 30\text{ V}$	0.01		2		2	$\mu\text{A}$	
Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS} = V_{GS(th)}$ , $I_S = 1\mu\text{A}$ $V_{SB} = 0\text{ V}$	0.7	0.1	2	0.1	2	V	
Drain-Source On-Resistance	$r_{DS(ON)}$	$I_D = 10\text{ mA}$ $V_{SB} = 0\text{ V}$	$V_{GS} = 5\text{ V}$	60		75		75	$\Omega$
			$V_{GS} = 10\text{ V}$	40					
			$V_{GS} = 15\text{ V}$	33					
			$V_{GS} = 20\text{ V}$	29					
Resistance Match		$I_D = 10\text{ mA}$ , $V_{SB} = 0\text{ V}$ $V_{GS} = 5\text{ V}$	1		7		7		
<b>DYNAMIC</b>									
LO <sub>1</sub> - LO <sub>2</sub> Capacitance	$C_{gg}$	$V_{DS} = 0\text{ V}$ , $V_{BS} = -5.5\text{ V}$ $V_{GS} = 4\text{ V}$	4.4					pF	
Conversion Loss	$L_c$	See Figure 1, $P_{LO} = +17\text{ dBm}$	8					dB	
Third Order Intercept	$IMD_3$		35						
Maximum Operation Frequency	$f_{MAX}$		250					MHz	

- NOTES: 1.  $T_A = 25^\circ\text{C}$  unless otherwise noted.  
2. For design aid only, not subject to production testing.




Figure 1