



Si8901 SERIES

 Siliconix
incorporated

DMOS Double-Balanced Mixers

The Si8901 Ring Demodulator/Balanced Mixer offers significant improvements for RF mixer application where low third order harmonic distortion has been a problem. Combining matching with very low junction capacitance, ($< 3 \text{ pF}$), low on-resistance (30Ω) and very high off-resistance ($> 10^9 \Omega$), the Si8901 accepts an RF and a local oscillator (LO) input and provides a high fidelity IF output with typical conversion loss of -8 dB at frequencies up to 200 MHz. Available in an 8-pin TO-78 and SO-14 package, this device is specified over -55 to 125°C temperature range.

PART NUMBER	PACKAGE	V _(BR) DS MIN (V)	V _{GS(th)} MAX (V)	r _{ds(ON)} MAX (Ω)
Si8901A	TO-78	15	2.0	70
Si8901CY	SO-14	15	2.0	70



SIMILAR PRODUCTS

- Chips, order Si8901CHP

ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C unless otherwise noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMIT		UNITS
		Si8901A	Si8901CY	
Gate-Source, Gate-Drain Voltage	V _{GS} , V _{GD}	30/-22.5	30/-22.5	V
Drain-Substrate, Source-Substrate Voltage	V _{DB} , V _{SB}	22.5	22.5	
Drain-Source Voltage	V _{DS}	15	15	
Gate-Substrate Voltage ¹	V _{GB}	30/-0.3	30/-0.3	
Drain Current	I _D	50		
Power Dissipation (Package)	P _D	500		
Power Derating		5		
Operating Junction Temperature	T _J	-55 to 125		°C
Storage Temperature	T _{stg}	-65 to 150		
Lead Temperature (1/16" from case for 10 seconds)	T _L	300		

¹These devices feature an internal Zener protected gate.

ELECTRICAL CHARACTERISTICS ¹			LIMITS					
PARAMETER	SYMBOL	TEST CONDITIONS	TYP ²	Si8901A		Si8901CY		UNIT
				MIN	MAX	MIN	MAX	
STATIC								
Drain-Source Breakdown Voltage	V _{(BR)DS}	V _{GS} = V _{BS} = -5 V, I _D = 10 nA	30	15		15		V
Source-Drain Breakdown Voltage	V _{(BR)SD}	V _{GD} = V _{BD} = -5 V, I _S = 10 nA	22	15		15		
Drain-Substrate Breakdown Voltage	V _{(BR)DB}	V _{GB} = 0 V I _D = 10 nA Source OPEN	35	22.5		22.5		
Source-Substrate Breakdown Voltage	V _{(BR)SB}	V _{GB} = 0 V I _S = 10 nA Drain OPEN	35	22.5		22.5		
Drain-Source Leakage	I _{DS(OFF)}	V _{GS} = V _{BS} = -5 V, V _{DS} = 15 V	0.7					nA
Source-Drain Leakage	I _{SD(OFF)}	V _{GD} = V _{BD} = -5 V, V _{SD} = 15 V	0.8					
Gate Leakage	I _{GBS}	V _{DB} = V _{SB} = 0 V, V _{GB} = 30 V	0.01		2		2	μA
Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} = V _{GS(th)} , I _S = 1 μA V _{SB} = 0 V	0.7	0.1	2	0.1	2	V
Drain-Source On-Resistance	r _{DS(ON)}	I _D = 10 mA V _{SB} = 0 V	V _{GS} = 5 V	60		75		Ω
			V _{GS} = 10 V	40				
			V _{GS} = 15 V	33				
			V _{GS} = 20 V	29				
Resistance Match		I _D = 10 mA, V _{SB} = 0 V V _{GS} = 5 V	1		7		7	
DYNAMIC								
LO ₁ - LO ₂ Capacitance	C _{gg}	V _{DS} = 0 V, V _{BS} = -5.5 V V _{GS} = 4 V	4.4					pF
Conversion Loss	L _c	See Figure 1, P _{LO} = +17 dBm	8					dB
Third Order Intercept	IMD ₃		35					
Maximum Operation Frequency	f _{MAX}		250					MHz

NOTES: 1. T_A = 25 °C unless otherwise noted.

2. For design aid only, not subject to production testing.




Figure 1