



Dual N-Channel Enhancement-Mode MOSFET

Product Summary

V _{DS} (V)	r _{D(on)} (Ω)	I _D (A)
240	6 @ V _{GS} = 10 V	± 0.4
	8 @ V _{GS} = 4.5 V	± 0.3



Absolute Maximum Ratings (T_A = 25°C Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	240	V
Gate-Source Voltage	V _{GS}	± 20	
Continuous Drain Current (T _J = 150°C) ^a	I _D	± 0.4	A
		± 0.3	
Pulsed Drain Current	I _{DM}	± 1.8	
Continuous Source Current (Diode Conduction) ^a	I _S	0.4	
Maximum Power Dissipation ^a	P _D	2	W
		1.3	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C

Thermal Resistance Ratings

Parameter	Symbol	Limit	Unit
Maximum Junction-to-Ambient ^a	R _{thJA}	62.5	°C/W

Notes

a. Surface Mounted on FR4 Board, t ≤ 10 sec.

Updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70132.

Si9944DY







Specifications ($T_J = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typ ^a	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	0.5			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 190 \text{ V}, V_{GS} = 0 \text{ V}$		1		μA
		$V_{DS} = 190 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$		25		
On-State Drain Current ^b	$I_{D(\text{on})}$	$V_{DS} \geq 25 \text{ V}, V_{GS} = 10 \text{ V}$	1.8			A
Drain-Source On-State Resistance ^b	$r_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 0.4 \text{ A}$		2.8	6	Ω
		$V_{GS} = 4.5 \text{ V}, I_D = 0.3 \text{ A}$		3.1	8	
Forward Transconductance ^b	g_{fs}	$V_{DS} = 15 \text{ V}, I_D = 0.4 \text{ A}$		0.6		S
Diode Forward Voltage ^b	V_{SD}	$I_S = 0.4 \text{ A}, V_{GS} = 0 \text{ V}$		0.75	1.2	V
Dynamic^a						
Total Gate Charge	Q_g	$V_{DS} = 60 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 0.4 \text{ A}$		4.6	6.0	nC
Gate-Source Charge	Q_{gs}			0.17		
Gate-Drain Charge	Q_{gd}			1.75		
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = 60 \text{ V}, R_L = 150 \Omega$ $I_D \approx 0.4 \text{ A}, V_{GEN} = 10 \text{ V}, R_G = 25 \Omega$		5	10	ns
Rise Time	t_r			5	10	
Turn-Off Delay Time	$t_{d(\text{off})}$			20	30	
Fall Time	t_f			14	20	

Notes

- a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.

Typical Characteristics (25°C Unless Otherwise Noted)



Typical Characteristics (25°C Unless Otherwise Noted)

