


Vishay Siliconix

N-Channel 20-V (D-S) MOSFET

PRODU	PRODUCT SUMMARY					
		I _D (
V _{DS} (V)	R_{DS(on)} (Ω)	Silicon Limit	Package Limit	Q _g (Typ.)		
20	0.0034 at V_{GS} = 10 V	138	50	24 nC		
20	0.0055 at $V_{\rm GS}\!=\!4.5V$	108	50	24110		

Package Drawing

www.vishay.com/doc?73398



Ordering Information: SiE822DF-T1-E3 (Lead (Pb)-free)

Definition

FEATURES


- TrenchFET[®] Power MOSFET
- Ultra Low Thermal Resistance Using Top-Exposed PolarPAK[®] Package for Double-Sided Cooling

Halogen-free According to IEC 61249-2-21

- Leadframe-Based New Encapsulated Package
 Die Not Exposed
 - Same Layout Regardless of Die Size
- Low Q_{ad}/Q_{as} Ratio Helps Prevent Shoot-Through
- 100 % Rg and UIS Tested
- Compliant to RoHS directive 2002/95/EC

APPLICATIONS

- VRM
- DC-DC Conversion
- Synchronous Rectification



N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS $T_A = 25$ °C, unless otherwise noted

SiE822DF-T1-GE3 (Lead (Pb)-free and Halogen-free)

Parameter	Symbol	Limit 20			
Drain-Source Voltage				V _{DS}	
Gate-Source Voltage		V _{GS}	± 20	V	
	T _C = 25 °C		138 (Silicon Limit)		
	1 _C =25 C		50 ^a (Package Limit)		
Continuous Drain Current (T _J = 150 °C)	T _C = 70 °C	I _D	50 ^a		
	T _A = 25 °C		31 ^{b, c}		
	T _A = 70 °C		24.8 ^{b, c}	A	
Pulsed Drain Current	•	I _{DM}	80		
Continuous Source-Drain Diode Current	T _C = 25 °C	I _S	50 ^a		
Continuous Source-Drain Diode Current	T _A = 25 °C	15	4.3 ^{b, c}		
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	30		
Avalanche Energy		E _{AS}	45	mJ	
	T _C = 25 °C		104		
Maximum Power Dissipation	T _C = 70 °C	P _D	66	w	
	T _A = 25 °C	'D	5.2 ^{b, c}	V V	
	T _A = 70 °C		3.3 ^{b, c}		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150	°C	
Soldering Recommendations (Peak Temperations)	ature) ^{d, e}		260	U U	

Notes:

a. Package limited is 50 A.

b. Surface Mounted on 1" x 1" FR4 board.

c. t = 10 s.

d. See Solder Profile (<u>www.vishay.com/doc?73257</u>). The PolarPAK is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.



For Related Documents www.vishay.com/ppg?74451

Vishay Siliconix



THERMAL RESISTANCE RATINGS

Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^{a, b}	t ≤ 10 s	R _{thJA}	20	24	
Maximum Junction-to-Case (Drain Top) ^a	Steady State	R _{thJC} (Drain)	1	1.2	°C/W
Maximum Junction-to-Case (Source) ^{a, c}	Sleauy State	R _{thJC} (Source)	2.8	3.4	

Notes:

a. Surface Mounted on 1" x 1" FR4 board.

b. Maximum under Steady State conditions is 68 °C/W.

c. Measured at source pin (on the side of the package).

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static					•		
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$	20			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	I _D = 250 μA		24.1			
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	iD = 200 μA		- 7.1		mV/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	1.5	2.3	3.0	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			± 100	nA	
Zara Cata Valtaga Drain Current	1	V _{DS} = 20 V, V _{GS} = 0 V			1		
Zero Gate Voltage Drain Current	IDSS	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			10	μΑ	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 V$, $V_{GS} = 10 V$	25			А	
		V _{GS} = 10 V, I _D = 18.3 A		0.0028	0.0034	Ω	
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = 4.5 V, I _D = 14.5 A		0.0045	0.0055		
Forward Transconductance ^a	9 _{fs}	V _{DS} = 15 V, I _D = 18.3 A		90		S	
Dynamic ^b							
Input Capacitance	C _{iss}			4200			
Output Capacitance	C _{oss}	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		1000		pF	
Reverse Transfer Capacitance	C _{rss}			320			
Total Cata Charge	Q _g	$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 20 \text{ A}$		52	78		
Total Gate Charge				24	36		
Gate-Source Charge	Q _{gs}	V_{DS} = 10 V, V_{GS} = 4.5 V, I_{D} = 20 A		13		nC	
Gate-Drain Charge	Q _{gd}			5			
Gate Resistance	R _g	f = 1 MHz		1.0	1.5	Ω	
Turn-On Delay Time	t _{d(on)}			50	75		
Rise Time	t _r	V_{DD} = 10 V, R_L = 1 Ω		220	330		
Turn-Off Delay Time	t _{d(off)}	${ m I}_{ m D}\cong$ 10 A, ${ m V}_{ m GEN}$ = 4.5 V, ${ m R}_{ m g}$ = 1 Ω		35	55		
Fall Time	t _f	-		20	30		
Turn-On Delay Time	t _{d(on)}			15	25	ns	
Rise Time	t _r	V_{DD} = 20 V, R_L = 1 Ω		25	40	113	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong$ 10 A, V_{GEN} = 10 V, R_g = 1 Ω		35	55		
Fall Time	t _f	_		10	15		
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	۱ _S	T _C = 25 °C			50	^	
Pulse Diode Forward Current ^a	I _{SM}			1	80	A	
Body Diode Voltage	V _{SD}	I _S = 10 A		0.8	1.2	V	
Body Diode Reverse Recovery Time	t _{rr}			40	60	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	I _F = 10 A, dl/dt = 100 A/μs, T _{.1} = 25 °C		36	60	nC	
Reverse Recovery Fall Time	t _a	$r_{\rm F} = 10$ A, ui/ut = 100 A/µs, $r_{\rm J} = 25$ °C		19			
Reverse Recovery Rise Time		t _b		21		ns	

Notes:

a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %

b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




SiE822DF

Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






On-Resistance vs. Junction Temperature


SiE822DF





TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






* The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

SiE822DF

Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Normalized Thermal Transient Impedance, Junction-to-Source


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg274451.



Package Information Vishay Siliconix

PolarPAK[™] (Option S)





<u>VIEW A</u> (Bottom View)




	MI	MILLIMETERS			INCHES			
Dim	Min	Nom	Max	Min	Nom	Max		
Α	0.75	0.80	0.85	0.030	0.031	0.033		
A1	0.00	-	0.05	0.000	-	0.002		
b1	0.48	0.58	0.68	0.019	0.023	0.027		
b2	0.41	0.51	0.61	0.016	0.020	0.024		
b3	2.19	2.29	2.39	0.086	0.090	0.094		
b4	0.89	1.04	1.19	0.035	0.041	0.047		
b5	0.23	0.33	0.43	0.009	0.013	0.017		
С	0.20	0.25	0.30	0.008	0.010	0.012		
D	6.00	6.15	6.30	0.236	0.242	0.248		
D1	5.74	5.89	6.04	0.226	0.232	0.238		
Е	5.01	5.16	5.31	0.197	0.203	0.209		
E1	4.75	4.90	5.05	0.187	0.193	0.199		
H1	0.23	-	-	0.009	-	-		
H2	0.45	-	0.56	0.020	-	0.022		
H3	0.31	0.41	0.51	0.012	0.016	0.020		
H4	0.45	-	0.56	0.020	-	0.022		
K1	4.22	4.37	4.52	0.166	0.172	0.178		
K4	0.24	-	-	0.009	-	-		
M1	4.30	4.50	4.70	0.169	0.177	0.185		
M2	3.43	3.58	3.73	0.135	0.141	0.147		
M3	0.22	-	-	0.009	-	-		
M4	0.05	-	-	0.002	-	-		
P1	0.15	0.20	0.25	0.006	0.008	0.010		
T1	3.48	3.64	4.10	0.137	0.143	0.150		
T2	0.56	0.76	0.95	0.22	0.030	0.037		
Т3	1.20	-	-	0.051	-	-		
T4	3.90	-	-	0.154	-	-		
T5	0	0.18	0.36	0.000	0.007	0.014		
Θ	0°	10°	12°	0°	10°	12°		

Note: Millimeters govern over inches

Vishay Siliconix



RECOMMENDED MINIMUM PADS FOR PolarPAK® Option L and S



Recommended Minimum for PolarPAK Option L and S Dimensions in mm/(Inches) No External Traces within Broken Lines Dot indicates Gate Pin (Part Marking)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.