

Vishay Siliconix

BoHS


COMPLIANT



Power MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	45	450				
R _{DS(on)} (Ω)	V _{GS} = 10 V	0.63				
Q _g (Max.) (nC)	80	80				
Q _{gs} (nC)	12	12				
Q _{gd} (nC)	4	41				
Configuration	Sing	Single				





FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Fast Switching
- · Ease of Paralleling
- Simple Drive Requirements
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provides the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

ORDERING INFORMATION	
Package	TO-220
Lood (Ph) from	IRF744PbF
Lead (Pb)-free	SiHF744-E3
SnPb	IRF744
	SiHF744

ABSOLUTE MAXIMUM RATINGS $T_C = 25 \text{ °C}$, unless otherwise noted						
PARAMETER	SYMBOL	LIMIT	UNIT			
Gate-Source Voltage		V _{GS}	± 20	V		
Continuous Drain Current	$V_{GS} \text{ at 10 V} \frac{T_C = 25 \text{ °C}}{T_C = 100 \text{ °C}}$	- I _D	8.8			
	V_{GS} at 10 V $T_C = 100 ^{\circ}C$		5.6	А		
Pulsed Drain Current ^a	I _{DM}	35				
Linear Derating Factor		1.0	W/°C			
Single Pulse Avalanche Energy ^b		E _{AS}	540	mJ		
Repetitive Avalanche Current ^a	I _{AR}	8.8	A			
Repetitive Avalanche Energy ^a		E _{AR}	13	mJ		
Maximum Power Dissipation	T _C = 25 °C	PD	125	W		
Peak Diode Recovery dV/dtc		dV/dt	3.5	V/ns		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	°C		
Soldering Recommendations (Peak Temperature)	for 10 s		300 ^d			
Mounting Torque	6-32 or M3 screw		10	lbf ⋅ in		
	0-52 OF MIS SCIEW		1.1	N · m		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 50$ V, starting $T_J = 25$ °C, L = 12 mH, $R_G = 25 \Omega I_{AS} = 8.8$ A (see fig. 12).

c. $I_{SD} \leq 8.8$ A, $dV/dt \leq 200$ A/µs, $V_{DD} \leq V_{DS}, \, T_J \leq 150 \ ^{\circ}C.$

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE RAT	TINGS									
PARAMETER	SYMBOL	TYP.		MAX.		UNIT				
Maximum Junction-to-Ambient	R _{thJA}	-		62						
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.50		-		°C/W				
Maximum Junction-to-Case (Drain)	R _{thJC}	-		1.0	1.0			1		
SPECIFICATIONS $T_J = 25 \degree C$,	unless other	wise noted								
PARAMETER	SYMBOL		CONDIT	ONS	MIN.	TYP.	MAX.	UNIT		
Static	OTHEOL	1201	CONDIT	one			1000	UNIT		
Drain-Source Breakdown Voltage	V _{DS}	V) V, I _D = 3	250 114	450	_	_	v		
V _{DS} Temperature Coefficient	ν _{DS} ΔV _{DS} /T _J	Reference		-		0.59	_	V/°C		
Gate-Source Threshold Voltage	V _{GS(th)}		I_{GS} , $I_D =$		2.0	-	4.0	V/ C		
Gate-Source Leakage		-	$G_{\rm GS}$, $D_{\rm GS}$ = ± 2		-	-		-		
Gale-Source Leakage	I _{GSS}					-	± 100	nA		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 450 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		-	-	25	μA			
Drain-Source On-State Resistance	P	$V_{\rm DS} = 300 \text{ V},$ $V_{\rm GS} = 10 \text{ V}$	$V_{DS} = 360 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 125 \text{ °C}$ $V_{GS} = 10 \text{ V} \qquad I_{D} = 5.3 \text{ A}^{b}$			-	250 0.63	0		
Forward Transconductance	R _{DS(on)}		50 V, I _D =		- 4.5	-	0.03	Ω		
	9 _{fs}	v _{DS} = 5	50 v, i _D =	5.5 A-	4.5	-	-	S		
Dynamic	<u> </u>	L ,	(_ 0)	,		1 4 0 0	İ	1		
Input Capacitance	C _{iss}	$V_{GS} = 0 V$		-	1400	-	pF			
Output Capacitance	C _{oss}	V _{DS} = 25 V			-	370		-		
Reverse Transfer Capacitance	C _{rss}	f = 1.0	0 MHz, see fig. 5		-	140	-	ļ		
Total Gate Charge	Qg		ln = 8 i	3 A, V _{DS} = 360 V,	-	-	80	nC		
Gate-Source Charge	Q _{gs}	$V_{GS} = 10 V$	5 50 1		-	-	12			
Gate-Drain Charge	Q _{gd}		see fig. 6 and 13 ^b		-	-	41			
Turn-On Delay Time	t _{d(on)}				-	8.7	-			
Rise Time	t _r	V_{DD} = 225 V, I_D = 8.8 A R_G = 9.1 Ω,R_D = 25 Ω,see fig. 10^b		-	28	-	ns			
Turn-Off Delay Time	t _{d(off)}			-	58	-				
Fall Time	t _f			-	27	-				
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-				
Internal Source Inductance	L _S			-	7.5	-	nH			
Drain-Source Body Diode Characteristic	s					<u> </u>	1	1		
Continuous Source-Drain Diode Current	١ _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	8.8	A			
Pulsed Diode Forward Currenta	I _{SM}			-	-	35				
Body Diode Voltage	V _{SD}	$T_{J} = 25 \ ^{\circ}C, \ I_{S} = 8.8 \ A, \ V_{GS} = 0 \ V^{b}$		-	-	2.0	V			
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 \text{ °C}, I_F = 8.8 \text{ A}, dl/dt = 100 \text{ A/}\mu\text{s}^b$		/dt - 100 A/uch	-	490	740	ns		
Body Diode Reverse Recovery Charge	Q _{rr}			-	3.2	4.8	μC			
Forward Turn-On Time	t _{on}	Intrinsic turn	on time	is negligible (turn	-on is dor	ninated b	v Le and I	Ln)		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 $\mu s;$ duty cycle \leq 2 %.



Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, $T_C = 150$ °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area



Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms








Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



Vishay Siliconix



Peak Diode Recovery dV/dt Test Circuit

* V_{GS} = 5 V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91056.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.