





Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	500				
R _{DS(on)} (Ω)	V _{GS} = 10 V	1.5			
Q _g (Max.) (nC)	38				
Q _{gs} (nC)	5.0				
Q _{gd} (nC)	22				
Configuration	Single				

TO-220 FULLPAK





FEATURES

- Isolated Package
- High Voltage Isolation = 2.5 kV_{RMS} (t = 60 s; f = 60 Hz)



COMPLIANT

- Sink to Lead Creepage Distance = 4.8 mm
- Dynamic dV/dt Rating
- Low Thermal Resistance
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 FULLPAK eliminates the need for additional insulating hardware in commercial-industrial applications. The molding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The FULLPAK is mounted to a heatsink using a single clip or by a single screw fixing.

ORDERING INFORMATION	
Package	TO-220 FULLPAK
Lead (Pb)-free	IRFI830GPbF
	SiHFI830G-E3
SnPb	IRFI830G
	SiHFI830G

ABSOLUTE MAXIMUM RATINGS $T_C = 25 ^{\circ}C$, unless otherwise noted						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	500	V	
Gate-Source Voltage			V _{GS}	± 20	v	
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C		3.1		
	VGS at TO V	T _C = 100 °C	I _D	2.0	A	
Pulsed Drain Current ^a			I _{DM}	12]	
Linear Derating Factor				0.28	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	180	mJ	
Repetitive Avalanche Current ^a			I _{AR}	3.1	A	
Repetitive Avalanche Energy ^a			E _{AR}	3.5	mJ	
Maximum Power Dissipation	T _C =	25 °C	PD	35	W	
Peak Diode Recovery dV/dt ^c			dV/dt	3.5	V/ns	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	°C		
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d		
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N · m	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. V_{DD} = 50 V, starting T_J = 25 °C, L = 33 mH, R_G = 25 Ω , I_{AS} = 3.1 A (see fig. 12).

c. $I_{SD} \leq 3.1$ A, $dI/dt \leq 75$ A/µs, $V_{DD} \leq V_{DS}, \, T_J \leq 150 \ ^{\circ}C.$

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

IRFI830G, SiHFI830G

Vishay Siliconix



THERMAL RESISTANCE RA	TINGS								
PARAMETER	SYMBOL	TYP. MAX.			UNIT				
Maximum Junction-to-Ambient	R _{thJA}	- 65			°C/W				
Maximum Junction-to-Case (Drain)	R _{thJC}	- 3.6				°C/W			
SPECIFICATIONS $T_J = 25 \ ^{\circ}C$,	unless otherw	vise noted				I	I	1	
PARAMETER	SYMBOL	TEST	CONDITI	ONS	MIN.	TYP.	MAX.	UNIT	
Static		r				1	1		
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	0 V, I _D = 2	50 μΑ	500	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C,	I _D = 1 mA	-	0.61	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	$V_{GS}, I_D = 2$	50 μΑ	2.0	-	4.0	V	
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 20 V			-	-	± 100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =	500 V, V _{GS}	s = 0 V	-	-	25	μA	
Zero Gale voltage Drain Current	USS	V_{DS} = 400 V, V_{GS} = 0 V, T_{J} = 125 $^{\circ}\text{C}$			-	-	250	μΑ	
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D	= 1.9 A ^b	-	-	1.5	Ω	
Forward Transconductance	9 _{fs}	$V_{DS} =$	50 V, I _D =	1.9 A ^b	2.0	-	-	S	
Dynamic									
Input Capacitance	C _{iss}	$V_{GS} = 0 V,$ $V_{DS} = 25 V,$ f = 1.0 MHz, see fig. 5		-	610	-	pF		
Output Capacitance	C _{oss}			-	160	-			
Reverse Transfer Capacitance	C _{rss}			-	68	-			
Drain to Sink Capacitance	С	f	ⁱ = 1.0 MHz	<u>.</u>	-	12	-		
Total Gate Charge	Qg				-	-	38		
Gate-Source Charge	Q _{gs}			A, V _{DS} = 400 V, fig. 6 and 13 ^b	-	-	5.0	nC	
Gate-Drain Charge	Q _{gd}			j. o unu ro	-	-	22		
Turn-On Delay Time	t _{d(on)}				-	8.2	-		
Rise Time	t _r	$V_{DD} = 250 \text{ V}, I_D = 3.1 \text{ A}, R_G = 12 \Omega, R_D = 79 \Omega,$ see fig. 10 ^b		-	16	-	ns		
Turn-Off Delay Time	t _{d(off)}			-	42	-			
Fall Time	t _f				-	16	-	1	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH		
Internal Source Inductance	L _S			-	7.5	-			
Drain-Source Body Diode Characteristic	cs								
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	3.1	A		
Pulsed Diode Forward Current ^a	I _{SM}			-	-	12			
Body Diode Voltage	V _{SD}	$T_J = 25 \ ^\circ C, \ I_S = 3.1 \ A, \ V_{GS} = 0 \ V^b$		-	-	1.6	V		
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 \text{ °C}, I_F = 3.1 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}^{b}$		-	320	640	ns		
Body Diode Reverse Recovery Charge	Q _{rr}			-	1.0	2.0	μC		
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D					`		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.








Fig. 1 - Typical Output Characteristics, T_C = 25 °C





Fig. 2 - Typical Output Characteristics, T_C = 150 °C






Fig. 4 - Normalized On-Resistance vs. Temperature

IRFI830G, SiHFI830G

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms








Fig. 12a - Unclamped Inductive Test Circuit





Fig. 12b - Unclamped Inductive Waveforms

IRFI830G, SiHFI830G

Vishay Siliconix





/ww.DataSheet4U.com

Fig. 12c - Maximum Avalanche Energy vs. Drain Current






Fig. 13a - Basic Gate Charge Waveform







Peak Diode Recovery dV/dt Test Circuit

* $V_{GS} = 5 V$ for logic level devices

Fig.14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91159.

SHAY



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.