

RoHS


COMPLIANT


Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	- 200				
R _{DS(on)} (Ω)	V _{GS} = - 10 V	0.50			
Q _g (Max.) (nC)	44				
Q _{gs} (nC)	7.1				
Q _{gd} (nC)	27				
Configuration	Single				

S

TO-220 FULLPAK





S

FEATURES

- Isolated Package
- High Voltage Isolation = 2.5 kV_{RMS} (t = 60 s; f = 60 Hz)
- Sink to Lead Creepage Distance = 4.8 mm
- P-Channel
- Dynamic dV/dt Rating
- Low Thermal Resistance
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 FULLPAK eliminates the need for additional insulating hardware in commercial-industrial applications. The molding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The FULLPAK is mounted to a heatsink using a single clip or by a single screw fixing.

ORDERING INFORMATION	
Package	TO-220 FULLPAK
Lead (Pb)-free	IRFI9640GPbF
	SiHFI9640G-E3
SnPb	IRFI9640G
	SiHFI9640G

ABSOLUTE MAXIMUM RATINGS $T_C = 25 \text{ °C}$, unless otherwise noted						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	- 200	N	
Gate-Source Voltage			V _{GS}	± 20	V	
Continuous Drain Current	V _{GS} at - 10 V	T _C = 25 °C	- I _D	- 6.1		
		T _C = 100 °C		- 3.9	A	
Pulsed Drain Current ^a			I _{DM}	- 24		
Linear Derating Factor				0.32	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	650	mJ	
Repetitive Avalanche Current ^a			I _{AR}	- 6.1	A	
Repetitive Avalanche Energy ^a			E _{AR}	4.0	mJ	
Maximum Power Dissipation	T _C =	25 °C	PD	40	W	
Peak Diode Recovery dV/dt ^c			dV/dt	- 5.0	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d	Ŭ	
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N · m	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = -50$ V, starting $T_J = 25$ °C, L = 26 mH, $R_G = 25 \Omega$, $I_{AS} = -6.1$ A (see fig. 12).

c. $I_{SD} \leq -11$ A, dl/dt ≤ 150 A/µs, $V_{DD} \leq V_{DS}$, $T_J \leq 150$ °C.

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply




THERMAL RESISTANCE RA	TINGS							
PARAMETER	SYMBOL	TYP. MAX.			UNIT			
Maximum Junction-to-Ambient	R _{thJA}	- 65 - 3.1			- °C/W			
Maximum Junction-to-Case (Drain)	R _{thJC}							
SPECIFICATIONS $T_J = 25 \ ^{\circ}C$,	unless otherv	vise noted						
PARAMETER	SYMBOL	TEST		ONS	MIN.	TYP.	MAX.	UNIT
Static								
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0$	0 V, I _D = - 2	250 μΑ	- 200	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C, I	_D = - 1 mA	-	- 0.22	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V$	/ _{GS} , I _D = - 2	250 μΑ	- 2.0	-	- 4.0	V
Gate-Source Leakage	I _{GSS}	V	_{GS} = ± 20 '	V	-	-	± 100	nA
Zero Gate Voltage Drain Current	V _{DS} = - 200 V, V _{GS} = 0 V	_S = 0 V	-	-	- 100			
Zero Gale Vollage Drain Current	IDSS	V _{DS} = - 160 V	, V _{GS} = 0 \	/, T _J = 125 °C	-	-	- 500	μΑ
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = - 10 V	I _D =	= - 3.7 A ^b	-	-	0.50	Ω
Forward Transconductance	9 _{fs}	V _{DS} = -	50 V, I _D =	- 3.7 A ^b	3.4	-	-	S
Dynamic		·						
Input Capacitance	C _{iss}	,	V _{GS} = 0 V,		-	1200	-	
Output Capacitance	C _{oss}	V	_{DS} = - 25 \	Ι,	-	370	-	
Reverse Transfer Capacitance	C _{rss}	f = 1.0 MHz, see fig. 5		-	80	-	pF	
Drain to Sink Capacitance	С	f	= 1.0 MHz	2	-	12	-	
Total Gate Charge	Qg				-	-	44	
Gate-Source Charge	Q _{gs}	V _{GS} = - 10 V		A, V _{DS} = - 160 V, fig. 6 and 13 ^b	-	-	7.1	nC
Gate-Drain Charge	Q _{gd}		366 11	g. 0 and 10	-	-	27	
Turn-On Delay Time	t _{d(on)}	•			-	14	-	
Rise Time	t _r		100 V, I _D =		-	43	-	
Turn-Off Delay Time	t _{d(off)}	$R_G = 9.1 \Omega$, $R_D = 8.6 \Omega$, see fig. 10^b		-	39	-	ns	
Fall Time	t _f			-	38	-		
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH	
Internal Source Inductance	L _S			-	7.5	-		
Drain-Source Body Diode Characteristic	s							
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the		-	-	- 6.1	A	
Pulsed Diode Forward Current ^a	I _{SM}	integral reverse p - n junction diode			-	-		- 24
Body Diode Voltage	V_{SD}	T_J = 25 °C, I_S = - 6.1 A, V_{GS} = 0 V ^b		-	-	- 5 .0	V	
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 \text{ °C}, I_F = -11 \text{ A}, \text{ dl/dt} = 100 \text{ A/}\mu\text{s}^b$		-	250	300	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			-	2.9	3.6	μC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D					_D)	


Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).


b. Pulse width \leq 300 $\mu s;$ duty cycle \leq 2 %.







-I_D, Drain Current (Amps) 150°C 10 10 V_{DS = -50V} 20us PULSE WIDTH -VGS, Gate-to-Source Voltage (volts) Fig. 3 - Typical Transfer Characteristics Э.С $I_D = -11A$



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

IRFI9640G, SiHFI9640G

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage






Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit






Fig. 10b - Switching Time Waveforms










Fig. 12a - Unclamped Inductive Test Circuit





IRFI9640G, SiHFI9640G

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit




IRFI9640G, SiHFI9640G

Vishay Siliconix



Peak Diode Recovery dV/dt Test Circuit



Ripple ≤ 5 %

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91169.

 I_{SD}



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.