





Power MOSFET

PRODUCT SUMMARY

V_{DS} (V)	500	
$R_{DS(on)}$ (Ω)	$V_{GS} = 10\text{ V}$	0.67
Q_g (Max.) (nC)	45	
Q_{gs} (nC)	13	
Q_{gd} (nC)	23	
Configuration	Single	

TO-220 FULLPAK



N-Channel MOSFET

FEATURES

- Super Fast Body Diode Eliminates the Need for External Diodes in ZVS Applications
- Lower Gate Charge Results in Simpler Drive Requirements
- Enhanced dV/dt Capabilities Offer Improved Ruggedness
- Higher Gate Voltage Threshold Offers Improved Noise Immunity
- Lead (Pb)-free

RoHS
COMPLIANT

APPLICATIONS

- Zero Voltage Switching SMPS
- Telecom and Server Power Supplies
- Uninterruptible Power Supplies
- Motor Control Applications

ORDERING INFORMATION

Package	TO-220 FULLPAK
Lead (Pb)-free	IRFIB5N50LPbF
	SiHFIB5N50L-E3

ABSOLUTE MAXIMUM RATINGS $T_C = 25\text{ }^\circ\text{C}$, unless otherwise noted

PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V_{DS}	500	V
Gate-Source Voltage			V_{GS}	± 30	
Continuous Drain Current	V_{GS} at 10 V	$T_C = 25\text{ }^{\circ}\text{C}$	I_D	4.7	A
		$T_C = 100\text{ }^{\circ}\text{C}$		3.0	
Pulsed Drain Current ^a			I_{DM}	16	
Linear Derating Factor				0.33	W/ $^{\circ}\text{C}$
Single Pulse Avalanche Energy ^b			E_{AS}	140	mJ
Avalanche Current ^a			I_{AR}	4.0	A
Repetitive Avalanche Energy ^a			E_{AR}	3.0	mJ
Maximum Power Dissipation	$T_C = 25\text{ }^{\circ}\text{C}$		P_D	42	W
Peak Diode Recovery dV/dt^c			dV/dt	13	V/ns
Operating Junction and Storage Temperature Range			T_J, T_{stg}	- 55 to + 150	$^{\circ}\text{C}$
Soldering Recommendations (Peak Temperature)		for 10 s		300 ^d	
Mounting Torque	6-32 or M3 screw			10	
				1.1	N · m

Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- Starting $T_J = 25\text{ }^\circ\text{C}$, $L = 18\text{ mH}$, $R_G = 25\text{ }\Omega$, $I_{AS} = 4.0\text{ A}$, $dV/dt = 13\text{ V/ns}$, (see fig. 12).
- $I_{SD} \leq 4.0\text{ A}$, $dI/dt \leq 280\text{ A}/\mu\text{s}$, $V_{DD} \leq V_{DS}$, $T_J \leq 150\text{ }^\circ\text{C}$.
- 1.6 mm from case.

THERMAL RESISTANCE RATINGS

PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R_{thJA}	-	65	°C/W
Maximum Junction-to-Case (Drain)	R_{thJC}	-	3.0	

SPECIFICATIONS $T_J = 25\text{ °C}$, unless otherwise noted

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA		500	-	-	V
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	Reference to 25 °C, I _D = 1 mA		-	0.43	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA		3.0	-	5.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 30 V		-	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 500 V, V _{GS} = 0 V		-	-	50	μA
		V _{DS} = 400 V, V _{GS} = 0 V, T _J = 125 °C		-	-	2.0	mA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 2.4 A ^b	-	0.67	0.80	Ω
Forward Transconductance	g _{fs}	V _{DS} = 50 V, I _D = 2.4 A		2.8	-	-	S
Dynamic							
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5		-	1000	-	pF
Output Capacitance	C _{oss}			-	110	-	
Reverse Transfer Capacitance	C _{rss}			-	12	-	
Output Capacitance	C _{oss}	V _{GS} = 0 V	V _{DS} = 1.0 V, f = 1.0 MHz	-	1360	-	
			V _{DS} = 400 V, f = 1.0 MHz	-	31	-	
Effective Output Capacitance	C _{oss} eff.		V _{DS} = 0 V to 400 V ^c	-	75	-	
Effective Output Capacitance (Energy Related)	C _{oss} eff. (ER)	-		55	-		
Total Gate Charge	Q _g	V _{GS} = 10 V	I _D = 4.0 A, V _{DS} = 400 V, see fig. 7 and 16 ^b	-	-	45	nC
Gate-Source Charge	Q _{gs}			-	-	13	
Gate-Drain Charge	Q _{gd}			-	-	23	
Internal Gate Resistance	R _G	f = 1 MHz, open drain		-	2.0	-	Ω
Turn-On Delay Time	t _{d(on)}	V _{DD} = 250 V, I _D = 4.0 A, R _G = 9.0 Ω, V _{GS} = 10 V, see fig. 11a and 11b ^b		-	13	-	ns
Rise Time	t _r			-	17	-	
Turn-Off Delay Time	t _{d(off)}			-	26	-	
Fall Time	t _f			-	10	-	
Drain-Source Body Diode Characteristics							
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	4.7	A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	16	
Body Diode Voltage	V _{SD}	T _J = 25 °C, I _S = 4.0 A, V _{GS} = 0 V ^b		-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 4.0 A, T _J = 125 °C, dI/dt = 100 A/μs ^b		-	73	110	ns
				-	99	150	
Body Diode Reverse Recovery Charge	Q _{rr}	T _J = 25 °C, I _S = 4.0 A, T _J = 125 °C, dI/dt = 100 A/μs ^b		-	200	310	nC
				-	360	540	

**SPECIFICATIONS** $T_J = 25^\circ\text{C}$, unless otherwise noted

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Drain-Source Body Diode Characteristics						
Body Diode Reverse Recovery Current	I_{RRM}	$T_J = 25^\circ\text{C}$	-	6.7	10	A
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D)				

Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- Pulse width $\leq 300\ \mu\text{s}$; duty cycle $\leq 2\%$.
- C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80 % V_{DS} .
 C_{oss} eff. (ER) is a fixed capacitance that stores the same energy as C_{oss} while V_{DS} is rising from 0 to 80 % V_{DS} .


TYPICAL CHARACTERISTICS 25°C , unless otherwise noted

Fig. 1 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 6 - Typical Output Capacitance Stored Energy vs. V_{DS}




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11a - Switching Time Test Circuit




Fig. 11b - Switching Time Waveforms










Fig. 12 - Maximum Effective Transient Thermal Impedance, Junction-to-Case



Peak Diode Recovery dV/dt Test Circuit





Fig. 17 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?91173>.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.