

# SiI9687A Port Processor

Data Sheet

Document # SiI-DS-1140-A

December 2012

#### **Copyright Notice**

Copyright © 2011-2012 Silicon Image, Inc. All rights reserved. The contents of these materials contain proprietary and confidential information (including trade secrets, copyright, and other Intellectual Property interests) of Silicon Image, Inc. or its affiliates. All rights are reserved and contents, (in whole or in part) may not be reproduced, downloaded, disseminated, published, or transferred in any form or by any means, except with the prior written permission of Silicon Image, Inc. or its affiliates. You may not use these materials except only for your bona fide non-commercial evaluation of your potential purchase of products and/or services from Silicon Image or its affiliates; and only in connection with your purchase of products or services from Silicon Image or its affiliates, and only in accordance with the terms and conditions stipulated. Copyright infringement is a violation of federal law subject to criminal and civil penalties. You have no right to copy, modify, transfer, sublicense, publicly display, create derivative works of, distribute these materials, or otherwise make these materials available, in whole or in part, to any third party.

#### **Patents**

The subject matter described herein may contain one or more inventions claimed in patents or patents pending owned by Silicon Image, Inc. or its affiliates.

### **Trademark Acknowledgment**

Silicon Image<sup>®</sup>, the Silicon Image logo, SteelVine<sup>®</sup>, Simplay<sup>®</sup>, Simplay HD<sup>®</sup>, the Simplay HD logo, Satalink<sup>®</sup>, InstaPort<sup>®</sup>, the InstaPort Logo, InstaPrevue<sup>TM</sup>, and TMDS<sup>®</sup> are trademarks or registered trademarks of Silicon Image, Inc. in the United States or other countries. HDMI<sup>®</sup> and the HDMI logo with High-Definition Multimedia Interface are trademarks or registered trademarks of, and are used under license from, HDMI Licensing, LLC. in the United States or other countries. MHL<sup>®</sup> and the MHL Logo are trademarks or registered trademarks of, and are used under license from, MHL, LLC. in the United States or other countries. All other trademarks and registered trademarks are the property of their respective owners in the United States or other countries. The absence of a trademark symbol does not constitute a waiver of Silicon Image's trademark or other intellectual property rights with regard to a product name, logo or slogan.

#### **Export Controlled Document**

This document contains information subject to the Export Administration Regulations (EAR) and has a classification of EAR99 or is controlled for Anti-Terrorism (AT) purposes. Transfer of this information by any means to an EAR Country Group E:1 or foreign national thereof (whether in the U.S. or abroad) may require an export license or other approval from the U.S. Department of Commerce. For more information, contact the Silicon Image Director of Global Trade Compliance.

#### **Further Information**

To request other materials, documentation, and information, contact your local Silicon Image, Inc. sales office or visit the Silicon Image, Inc. web site at www.siliconimage.com.

#### **Revision History**

Revision	Date	Comment
A	12/10/2012	First production release.

© 2011-2012 Silicon Image, Inc. All rights reserved.

# **Table of Contents**

General Description	
HDMI Inputs and Output	
Performance Improvement Features	
Control Capability	
Packaging	
Pin Diagram	
Functional Description	
Always-on Section	
Serial Ports Block	
Static RAM Block	
NVRAM Block	
HDCP Register Block	
OTP ROM Block	
Booting Sequencer	
Configuration, Status, and Interrupt Control Registers Block	
MHL Control Block	
Power-down Section	
TMDS Receiver Blocks	
4:1 Input Multiplexer Blocks	
MHL Demultiplexer Blocks	
2:1 HDMI/MHL Multiplexer Blocks	
Packet Analyzer Blocks	
HDCP Authentication Block	
MP and RP HDMI Receive Data Path and HDCP Unmask Blocks	
InstaPrevue Block	
AV Mute Block	
TMDS Transmitter Block	
ARC Block	
Electrical Specifications	
Absolute Maximum Conditions	
Normal Operating Conditions	
DC Specifications	
AC Specifications	
Miscellaneous Timing	
*Note: This time is required due to internal Power-on Reset.	
Reset Timings	
Pin Descriptions	
HDMI and MHL Receiver Port Pins	
Audio Pins	
HDMI Transmitter Port Pins	
System Switching Pins	
Control Pins	
Configuration Pins	
Power and Ground Pins	
Reserved Pins	
Unused Pins	
Feature Information	
Standby and HDMI Port Power Supplies	
Hardware Reset.	
Built-in Pattern Generator.	
3D Video Formats	
InstaPrevue Format Support	
Input Video Resolution Detection and InfoFrame Extraction	
MHL PackedPixel Mode	
Audio Return Channel	
1 10010 1000111 Cilumet	

iii

### Silicon Image, Inc.

EDID Memory	23
Local I <sup>2</sup> C Port	24
Design Recommendations	25
Audio Return Channel Design	25
MHL Power and Cable Detect Design	25
Power Supply Decoupling	2 <del>6</del>
Power Supply Sequencing	27
Package Information	28
ePad Requirements	28
Package Dimensions	28
Marking Specification Ordering Information	29
Ordering Information	29
References	30
Standards Documents	30
Silicon Image Documents	

# **List of Figures**

Figure 1. Port Processor Application	
Figure 2. Pin Diagram (Top View)	
Figure 3. Functional Block Diagram	3
Figure 4. I <sup>2</sup> C Control Mode Configuration	4
Figure 5. Test Point VDDTP for VDD Noise Tolerance Spec	
Figure 6. Test Point SBVCC5TP for SBVCC5 Measurement	8
Figure 7. RESET_N Minimum Timing	12
Figure 8. RESET_N to VDD10 Timing	
Figure 9. Standby Power Supply Diagram	
Figure 10. Audio Return Channel Example Application	
Figure 11. EDID Block Diagram	
Figure 12. Connection of ARC to HDMI Port	
Figure 13. Connection of MHL and HDMI Combined Port	
Figure 14. Decoupling and Bypass Schematic	
Figure 15. Decoupling and Bypass Capacitor Placement	
Figure 16. Package Diagram	
Figure 17. Marking Diagram	29
- 4	
List of Tables	_
Table 1. Absolute Maximum Conditions	
Table 2. ESD Specifications	
Table 4. Digital I/O Specifications	
Table 5. Power Requirements	
Table 6. TMDS Input DC Specifications—HDMI Mode	
Table 7. TMDS Input DC Specifications—MHL Mode	
Table 8. TMDS Output DC Specifications	
Table 9. Single Mode Audio Return Channel DC Specifications	
Table 10. CBUS DC Specifications	
Table 11. TMDS Input Timing AC Specifications – HDMI Mode	
Table 12. TMDS Input Timing AC Specifications – MHL Mode	11
Table 13. TMDS Output Timing AC Specifications	11
Table 14. Single Mode Audio Return Channel AC Specifications	
Table 15. S/PDIF Input Port AC Specifications	
Table 16. CBUS AC Specifications	
Table 17. I <sup>2</sup> C Timing	
Table 18. Miscellaneous Timing	
Table 19. Required Connection for Unused Pins	
Table 20. Description of Power Modes	
Table 21. Built-in Pattern List	
Table 22. Supported HDMI 3D Video Formats	
Table 23. Supported MHL 3D Video Formats	
Table 24. InstaPrevue Supported Formats	
Table 25. I <sup>2</sup> C Register Address Groups	
Table 26. Referenced Documents	
Table 27. Standards Groups Contact Information	



# **General Description**

The SiI9687A HDMI port processor delivers four HDMI inputs with fast InstaPort<sup>TM</sup> S port switching to DTVs and other consumer electronic devices. One HDMI input can automatically detect and switch between HDMI and Mobile High-definition Link (MHL<sup>TM</sup>) mode. The SiI9687A also supports InstaPrevue<sup>TM</sup>, which provides real-time previews of the HDMI/DVI/MHL input ports overlaid on top of the selected main video.

The SiI9687A device supports the MHL 2 Specification on any one input port. The port processor features all MHL 2 required and conditional 3D video modes including 1920 x 1080p 24 Hz 3D Frame Sequential, It supports the UTF-8 character protocol subcommands. The SiI9687A device supports HDMI frequencies up to 300 MHz, which enables 4K x 2K @ 30 Hz and 1080p 3D @ 60 Hz.

The port processor supports the Audio Return Channel (ARC) described in the HDMI 1.4b Specification, which transmits an S/PDIF audio signal from an HDMI sink to an HDMI source in the opposite direction of the TMDS data flow. ARC simplifies audio connectivity and switching for the consumer.

### **HDMI Inputs and Output**

- Four HDMI input ports and one output port
- HDMI, HDCP, and DVI compatibility
- TMDS<sup>TM</sup> cores run up to 3.0 Gbp/s
- Video resolutions up to 4K x 2K @ 30Hz, 1080p
   @ 120 Hz, and 1080P 3D @ 60 Hz
- MHL 2 on any one input port
- 21 x 9 aspect ratio support

- Pre-programmed with HDCP keys
- Single mode ARC

### **Performance Improvement Features**

- InstaPrevue technology adds a preview image of the background ports to the video of the main port
- InstaPort<sup>TM</sup> S viewing technology allows HDMI input port switching in about one second
- Adaptive equalizer provides long cable support
- Built-in pattern generator to speed design, test, and manufacturing
- AVI, Audio InfoFrame, and video input resolution detection for all input ports, accessible port-by-port
- Hardware-based HDCP error detection and recovery minimizes firmware intervention
- Automatic output mute and unmute based on link stability, such as cable connect/detach

### **Control Capability**

- Integrated EDID and DDC support for the HDMI/VGA ports using a 512-byte NVRAM shared between ports that loads into separate 256byte SRAM for each of four HDMI ports and 128-byte SRAM for VGA EDID
- Individual control of Hot Plug Detect (HPD) for each port
- Controllable by the local I<sup>2</sup>C bus

### **Packaging**

• 76-pin, 9 mm x 9 mm, 0.4 mm pitch MQFN package with enhanced ePad<sup>TM</sup>




Figure 1. Port Processor Application

### Pin Diagram

Figure 2 shows the pin assignments of the SiI9687A port processor. A description of the pin functions is in the Pin Descriptions section beginning on page 13. The package is a 9 mm x 9 mm 76-pin MQFN with an ePad, which *must* be connected to ground.




Figure 2. Pin Diagram (Top View)

# **Functional Description**

Figure 3 shows the block diagram of the SiI9687A port processor.




Figure 3. Functional Block Diagram

### **Always-on Section**

The Always-On Section contains the low speed control parts of the HDMI connection, and includes the I<sup>2</sup>C interfaces, internal memory blocks, and the registers that control the blocks of the Power-Down Section.

#### **Serial Ports Block**

The Serial Ports Block provides six  $I^2C$  serial interfaces: 4 DDC ports to communicate with the HDMI or DVI hosts, 1 VGA DDC port, and one local  $I^2C$  port for initialization and control by a local microcontroller in the display. Each interface is 5 V tolerant. Figure 4 shows the connection of the local  $I^2C$  port to the system microcontroller.




Figure 4. I<sup>2</sup>C Control Mode Configuration

The five DDC interfaces (DDC 0–4) on the SiI9687A port processor are slave interfaces. Each HDMI DDC interface connects to one E-DDC bus and is used to read the integrated EDID and HDCP authentication information. These ports are accessible on the E-DDC bus at device addresses 0xA0 for the EDID and 0x74 for HDCP control. This feature complies with the HDCP 1.4 Specification. The VGA DDC port is only accessible on the E-DDC bus at device address 0xA0 for the EDID.

Refer to the Local I2C section on page 24 for information about the I<sup>2</sup>C addresses and the use of the CI2CA pin.

#### Static RAM Block

The EDID Static RAM (SRAM) Block contains 1280 bytes of RAM. Each port is allocated a 256-byte block for DDC; this allows all ports to be read simultaneously from four different sources connected to the SiI9687A device. A 128-byte block is available for the VGA EDID, 64 bytes are used for the Auto-boot feature, and 64 bytes are reserved. The SRAM can be written to and read from using the local I<sup>2</sup>C interface and it can be read through the DDC interface. The memory can be read without main TV power (VDD33), using 5 V power from the HDMI or VGA connector (RnPWR5V or SBVCC5). See the EDID Memory section on page 23 for information about how the SRAM and NVRAM work together.

#### **NVRAM Block**

The port processor contains 512 bytes of NVRAM, 256 of which is used to store common EDID data used by each of the ports, 128 of which is used for VGA DDC, and 64 of which is used by the Auto-Boot feature. (64 bytes are reserved.) Both the NVRAM EDID data and NVRAM Auto-Boot data should be initialized by software using the local I<sup>2</sup>C bus at least once during the time of manufacture.

### **HDCP Register Block**

The HDCP Register block controls the necessary logic to decrypt the incoming audio and video data. The decryption process is controlled entirely by the host side microcontroller using a set sequence of register reads and writes through the DDC channel. The decryption process uses pre-programmed HDCP keys and Key Selection Vector (KSV) stored in the on-chip non-volatile memory.

#### **OTP ROM Block**

The OTP ROM Block is programmed at the factory and contains the pre-programmed HDCP keys. System manufacturers do not need to purchase key sets from the Digital Content Protection LLC. All purchasing, programming,

#### Silicon Image, Ine.

and security for the HDCP keys is handled by Silicon Image. The pre-programmed HDCP keys provide the highest level of security, as keys cannot be read out of the device after they are programmed.

### **Booting Sequencer**

The Booting Sequencer boots up the required data, such as EDID, initial HPD status, and MHL port selection from NVRAM during power on.

### Configuration, Status, and Interrupt Control Registers Block

The Configuration, Status, and Interrupt Control Registers block incorporates the registers required for configuring and managing the features of the SiI9687A port processor. These registers are used to perform audio/video/auxiliary format processing, CEA-861E InfoFrame Packet format, and power-down control. The registers are accessible from the local  $\rm I^2C$  port. This block also handles interrupt operations.

### **MHL Control Block**

The MHL Control Block handles CBUS conversion of DDC signals for the HDCP interface and EDID blocks.

### **Power-down Section**

The Power-down section contains HDMI high-speed data paths, including the analog TMDS input and output blocks and the digital logic for HDMI data and HDCP processing.

#### **TMDS Receiver Blocks**

The receiver ports, defined as Port 0, Port 1, Port 2, and Port 3 are terminated separately, equalized under the control of the receiver digital block, and controlled by the local I<sup>2</sup>C bus.

## **4:1 Input Multiplexer Blocks**

4:1 Input Multiplexer Blocks A and B select one of the four inputs. Multiplexer Block A sequentially selects one of the three inactive inputs and sends its data over the roving pipe to the DPLL block and the MHL demux block. Multiplexer Block B selects the active input and sends its data over the main pipe to be processed.

#### **MHL Demultiplexer Blocks**

If the signal received from the DPLL block only appears in one of the three lanes, the input is an MHL signal. The Demultiplexer block distributes the single-lane RGB serial data blocks over the three parallel RGB lanes of video data.

### 2:1 HDMI/MHL Multiplexer Blocks

2:1 HDMI/MHL Multiplexer Blocks C and D select either the HDMI from the DPLL block or the MHL converted to HDMI by the MHL Demultiplexer. Block C transfers data from the roving pipe, and block D transfers data from the main pipe.

### **Packet Analyzer Blocks**

The packet analyzer blocks extract the control signals from the HDMI control packets that are needed to control the HDCP decryption process in the main and the roving pipe. HDCP decryption is controlled by register information.

#### **HDCP Authentication Block**

The active receiver port switched to the main pipe is permanently connected to its HDCP decryption block. The remaining three ports share the roving pipe. Each of the decryption blocks are sequentially switched to its input port for a period long enough to get the control information from the HDMI packets needed for the pre-authentication process. There is a small probability of missing important information in the roving process because of the unpredictable

Silicon Image, Inc.

occurrence of control packets. The missed information is detected and leads to a full re-authentication of the corresponding HDCP path.

#### MP and RP HDMI Receive Data Path and HDCP Unmask Blocks

HDMI data from the Main Pipe (MP) and Roving Pipe (RP) are sent to and processed by the respective HDMI Receive Data Path and HDCP Unmask blocks. The appropriate decryption key for the main port and the input port currently connected to the roving pipe is applied to the XOR mask in these blocks to descramble the video, audio, and auxiliary packets.

#### InstaPrevue Block

The InstaPrevue block merges downscaled images from the roving pipe into the preview positions of main image coming from the main pipe. DeepColor processing, color space conversion, pixel repetition, interleaving, and 3D processing (for 720p and 1080p FramePacking only) are handled properly by the InstaPrevue core. The downscaled image is converted to match the format of the main pipe.

#### **AV Mute Block**

The AV mute block controls audio and video mute, using two methods. Software mute is controlled by register settings. When hardware mute is enabled, audio and video are automatically muted and unmuted if an ECC error occurs.

#### **TMDS Transmitter Block**

The transmitter block delivers an HDMI content stream, based on the content of the original stream from the selected source. Internal source termination eliminates the need to use external R-C components for signal shaping. The internal source termination can be disabled.

### **ARC Block**

The Audio Return Channel (ARC) block allows digital S/PDIF data received from the sink device to be transmitted in the direction opposite to the TMDS input port signal. The block embeds the audio data, in single mode format, in the same lines connected to the Utility pin of the HDMI connector.

# **Electrical Specifications**

### **Absolute Maximum Conditions**

**Table 1. Absolute Maximum Conditions** 

Symbol	Parameter	Min	Тур	Max	Unit	Note
VDD33	Supply voltage	-0.3	_	4.0	V	1, 2
SBVCC5	Supply voltage	-0.3	_	5.7	V	1, 2
RnPWR5V	5V input from power pin of HDMI connector	-0.3	_	5.7	V	1, 2
AVDD10	TMDS receiver core supply voltage	-0.3	_	1.5	V	1, 2
TAVDD10	TMDS transmitter core supply voltage	-0.3	_	1.5	V	1, 2
VDD10	Digital core supply voltage	-0.3	_	1.5	V	1, 2
V I	Input voltage	-0.3	_	VDD33 + 0.3	V	1, 2
v <sub>o</sub>	Output voltage	-0.3	_	VDD33 + 0.3	V	1, 2
TJ	Junction temperature	0		125	°C	_
T	Storage temperature	-65		150	°C	

#### **Notes:**

- 1. Permanent device damage can occur if absolute maximum conditions are exceeded.
- 2. Functional operation should be restricted to the conditions described in the Normal Operating Conditions section below.

**Table 2. ESD Specifications** 

Symbol	Parameter	Min	Тур	Max	Units	Note
Latch up	ESD Latch up	± 200	_	_	mA	1, 2
HBM	Human Body Model	± 4	_	_	kV	3
MM	Machine Model	± 200	_	_	V	4
CDM	Charged Device Model	± 1	_	_	kV	5
V	ESD voltage per IEC 61000-4-2 (Contact)	± 8			kV	6
	ESD voltage per IEC 61000-4-2 (Air)	± 8			kV	6

#### Notes:

- 1. At 70 °C.
- 2. Measured as per JESD78B standard.
- 3. Measured as per JESD22-A114 standard.
- 4. Measured as per JESD22-A115 standard,
- 5. Measured as per JESD22-C101 standard.
- 6. System level tests at HDMI connectors.

## **Normal Operating Conditions**

**Table 3. Normal Operating Conditions** 

Symbol	Parameter	Min	Тур	Max	Unit	Note
VDD33	Supply voltage	3.14	3.3	3.46	V	_
SBVCC5	Supply voltage	4.3	5.0	5.5	V	2, 3
RnPWR5V	5V input from power pin of HDMI connector	4.3	5.0	5.5	V	2
AVDD10	TMDS receiver core supply voltage	0.95	1.0	1.05	V	_
TAVDD10	TMDS transmitter core supply voltage	0.95	1.0	1.05	V	_
VDD10	Digital core supply voltage	0.95	1.0	1.05	V	_
V DD33N	3.3 V Supply voltage noise	_	_	100	mV <sub>P-P</sub>	1
V DD10N	1.0 V Supply voltage noise	_		50	mV <sub>P-P</sub>	1
$T_{A}$	Ambient temperature (with power applied)	0	+25	+70	°C	_
Θја	Ambient thermal resistance (Theta JA)	_		28	°C/W	4,5
Θјс	Junction to case resistance (Theta JC)	_		14.4	°C/W	5

#### **Notes:**

- 1. The supply voltage noise is measured at test point VDDTP shown in Figure 5. The ferrite bead provides filtering of power supply noise. The figure is representative and applies to other VDD pins as well.
- 2. The MHL VBUS voltage requirements may be more stringent than the 5 V power supply requirements for the port processor itself.
- 3. SBVCC5 Voltage is measured at SBVCC5TP as shown in Figure 6.
- 4. Airflow at 0 m/s.
- 5. The thermal resistance figures are based on a 4-layer PCB.




Figure 5. Test Point VDDTP for VDD Noise Tolerance Spec




Figure 6. Test Point SBVCC5TP for SBVCC5 Measurement

## **DC Specifications**

**Table 4. Digital I/O Specifications** 

Symbol	Parameter	Pin Type <sup>1</sup>	Conditions	Min	Тур	Max	Units	Note
V <sub>IH</sub>	HIGH-level Input Voltage	LVTTL	_	2.0	_	_	V	2
V <sub>IL</sub>	LOW-level Input Voltage	LVTTL	_			0.8	V	2
Vth+ RESET#	LOW-to-HIGH threshold RESET # pin	Schmitt		2.0			V	
Vth- RESET#	HIGH-to-LOW threshold RESET# pin	Schmitt				0.8	V	
V TH+DDC	LOW-to-HIGH Threshold, DDC Bus	Schmitt	_	3.0			V	3
V TH-DDC	HIGH-to-LOW Threshold, DDC Bus	Schmitt	_			1.5	V	3
V TH+I2C	LOW-to-HIGH Threshold, I <sup>2</sup> C Bus	Schmitt		2.0			V	
V TH-I2C	HIGH-to-LOW Threshold, I <sup>2</sup> C Bus	Schmitt				0.8	V	
V <sub>OH</sub>	HIGH-level Output Voltage	LVTTL	IOH = 4  mA	2.4		_	V	4
V <sub>OL</sub>	LOW-level Output Voltage	LVTTL	$I_{OL} = -4 \text{ mA}$		_	0.4	V	4
V OL_DDC	LOW-level Output Voltage	Open- drain	IOL = -3  mA			0.4	V	3
V OL_I2C	LOW-level Output Voltage	Open- drain	IOL = -3  mA			0.4	V	I
V OL_INT	LOW-level Output Voltage	Open- drain	$I_{OL} = -3 \text{ mA}$			0.4	V	I
I	Input Leakage Current	LVTTL	High Impedance	-10		10	μΑ	
I	Output Leakage Current	LVTTL	High Impedance	-10	_	10	μΑ	_
I			V <sub>OUT</sub> = 2.4 V	4		_	mA	4
OD	4 mA Digital Output Drive	LVTTL	$V_{OUT} = 0.4 \text{ V}$	4			mA	4

#### Notes:

- 1. Refer to the Pin Descriptions section on page 13 for pin type designations for all package pins.
- 2. Applies to the GPIO, SPDIF, and TPWR\_CI2CA signal pins.
- 3. Applies to the DDC interface.
- 4. Applies to the GPIO and TPWR\_CI2CA signal pins.

#### **Table 5. Power Requirements**

Symbol	Parameter	Min	Тур	Max	Unit	Note
AVDD10	Supply Current for Receiver Analog VDD10		100	165	mA	1
TAVDD10	Supply Current for Transmitter Analog VDD10		10	15	mA	1
VDD33	Supply Current for VDD33		210	240	mA	1
VDD10	Supply Current for Digital VDD10		95	155	mA	1
SBVCC5SB	Supply Current for SBVCC5 during standby		8	13	mA	_
SBVCC5OP	Supply Current for SBVCC5 during operation	_	12	15	mA	1
I RnPWR5V	Supply Current for RnPWR5V during operation	_	_	4	mA	1, 2
Total	Total Power		960	1265	mW	1

#### **Notes:**

- 1. Maximum supply currents are measured at maximum operating voltages, with all input and output ports switching at 297 MHz.
- 2. The power provided by  $I_{RnPWR5V}$  is not included in the Total Power row.

### Table 6. TMDS Input DC Specifications—HDMI Mode

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V ID	Differential Mode Input Voltage		150		1200	mV
V			AVDD33		AVDD33	
ICM	Common Mode Input Voltage	_	- 400		- 37.5	mV

### Table 7. TMDS Input DC Specifications—MHL Mode

Symbol	Parameter	Conditions	Min	Тур	Max	Units
IDC	Single-ended Input DC Voltage	_	AVDD33	_	AVDD33	mV
			- 1200		-300	
IDF	Differential Mode Input Swing Voltage		200		1000	mV
V					Min(720,	
ICM	Common Mode Input Swing Voltage		170		0.85 VIDF)	mV

### **Table 8. TMDS Output DC Specifications**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V SWING	Single-ended Output Swing Voltage	$R_{LOAD} = 50 \Omega$	400	_	600	mV
V	Single-ended High-level Output Voltage	_	AVDD33 – 200	_	AVDD33 + 10	mV
$V_{\rm L}$	Single-ended Low-level Output Voltage		AVDD33 – 700	_	AVDD33 - 400	mV

### **Table 9. Single Mode Audio Return Channel DC Specifications**

Symbol	Symbol Parameter		Min	Тур	Max	Units	Note
V el	Operating DC Voltage	_	0	_	5	V	_
V el swing	Swing Amplitude	_	400		600	mV	_

### **Table 10. CBUS DC Specifications**

Table 10. CD05 DC Specifications							
Symbol	Parameter	Conditions	Min	Тур	Max	Units	Note
V IH_CBUS	High-level Input Voltage		1.0	_		V	
V IL_CBUS	Low-level Input Voltage	_	_	_	0.6	V	l
V OH_CBUS	High-level Output Voltage	$I_O = 100 \mu A$	1.5	_		V	
V OL_CBUS	Low-level Output Voltage	$I_O = 100 \mu A$	_	_	0.2	V	
Z DSC_CBUS	Pull-down Resistance – Discovery	_	800	1000	1200	Ω	
Z ON_CBUS	Pull-down Resistance – Active	_	90	100	110	kΩ	
I IL_CBUS	Input Leakage Current	High- Impedance			1	μ A	
CCBUS	Capacitance	Power Off	_	_	30	pF	

# **AC Specifications**

Table 11. TMDS Input Timing AC Specifications – HDMI Mode

Symbol	Parameter	Conditions	Min	Тур	Max	Units	Note
INTRA- PAIR_SKEW	Input Intra-Pair Skew				0.4	T	
INTER- PAIR_SKEW	Input Inter-Pair Skew	_	_	_	0.21 <sub>PIXEL</sub> + 1.78	ns	_
F	Differential Input Clock Frequency		25	_	300	MHz	
RXC	Differential Input Clock Period		3.33		40	ns	
T	Differential Input Clock Jitter Tolerance	300 MHz	_	_	0.3	TBIT	

Table 12. TMDS Input Timing AC Specifications - MHL Mode

Symbol Parameter		Conditions	Min	Тур	Max	Units
SKEW_DF	Input Differential Intra-Pair Skew	_			93	ps
SKEW_CM	Input Common-mode Intra-Pair Skew	_			93	ps
F	Differential Input Clock Frequency	_	25		75	MHz
RXC	Differential Input Clock Period		13.33	_	40	ns
T <sub>CLOCK_JIT</sub>	Common-mode Clock Jitter Tolerance	_	_		0.3T <sub>BIT</sub> + 200	ps
T DATA_JIT	Differential Data Jitter Tolerance	_	_	_	0.4T <sub>BIT</sub> + 88.88	ps

**Table 13. TMDS Output Timing AC Specifications** 

Symbol	Symbol Parameter		Min	Тур	Max	Units	Note
TXDPS	Intra-Pair Differential Output Skew				0.15	T	
T <sub>TXRT</sub> Data/Clock Rise Time		20%-80%	75	_	144	ps	
T <sub>TXFT</sub> Data/Clock Fall Time		20%-80%	75	_	120	ps	_
F <sub>TXC</sub>	Differential Output Clock Frequency		25	_	300	MHz	
T <sub>TXC</sub>	Differential Output Clock Period	_	3.33		40	ns	1
Differential Output Clock Duty Cycle		_	40%	_	60%	T <sub>TXC</sub>	
T <sub>OJIT</sub> Differential Output Clock Jitter		_	_	_	0.25	T	_

Table 14. Single Mode Audio Return Channel AC Specifications

I ubic 146 k	table 14. Single viole reduit Retain Chainer it openications							
Symbol	Parameter	Conditions Min		Тур	Max	Units	Note	
ASMRT	Rise Time	10%-90%			60	ns		
ASMFT	Fall Time	10%-90%			60	ns		
T ASMJIT	Jitter Max		_	_	0.05	UI*		
F ASMDEV	Clock Frequency Deviation	_	-1000	_	1000	ppm	_	

<sup>\*</sup>Note: Proportional to unit time (UI), according to sample rate. Refer to the S/PDIF specification.

Table 15. S/PDIF Input Port AC Specifications

Symbol	Parameter	Conditions	Min	Тур	Max	Units	Note
F I_SPDIF	Sample Rate	To ARC	32	_	48	kHz	_
T I_SPCYC	Cycle Time		_	_	1.0	UI*	
I_SPDUTY	Duty Cycle	_	90	_	110	%UI*	_

<sup>\*</sup>Note: Proportional to unit time (UI), according to sample rate. Refer to S/PDIF specification.

**Table 16. CBUS AC Specifications** 

Symbol	Parameter	Conditions	Min	Тур	Max	Units
T BIT_CBUS	Bit Time	1 MHz clock	0.8	_	1.2	μs
BJIT_CBUS	Bit-to-Bit Jitter		-1%	_	+1%	BIT_CBUS
T DUTY_CBUS	Duty Cycle of 1 Bit		40%		60%	BIT_CBUS
T <sub>R_CBUS</sub>	Rise Time	0.2 V-1.5 V	5	-	200	ns
I F_CBUS	Fall Time	0.2 V-1.5 V	5		200	ns
$\Delta T_{ m RF}$	Rise to Fall Time Difference	_			100	ns

Table 17. I<sup>2</sup>C Timing

Symbol	Parameter	Condition	Min	Тур	Max	Unit	Figure
F <sub>I2C</sub>	I <sup>2</sup> C frequency range		1	1	400	kHz	
HDDAT	I <sup>2</sup> C data hold time*	0–400 KHz	0			ns	_

<sup>\*</sup>Note: This minimum hold time is required by CSCL and CSDA pins as an I<sup>2</sup>C slave. The 300ns internal delay for CSDA can be enabled by NVRAM configuration


## **Miscellaneous Timing**

**Table 18. Miscellaneous Timing** 

Symbol Parameter		Condition Min T		Тур	Max	Unit	Figure	Notes
T	RESET_N signal LOW time for valid reset		1	_	ĺ	ms	Figure 7	_
T RESET_VDD10	Time required for RESET_N high before VDD10*	50% RESET_N to 90% VDD10	1	_	ĺ	μs	Figure 8	_
SBVCC5RT	Rise Time	10%-90%	_	_	1	ms	_	_

<sup>\*</sup>Note: This time is required due to internal Power-on Reset.

## **Reset Timings**



RESET\_N must be pulled LOW for TRESET before accessing registers. This is done by pulling RESET\_N LOW from a HIGH state (shown above) for at least TRESET.

Figure 7. RESET\_N Minimum Timing

RESET\_N x50%

TRESET\_VDD10

VDD10

90%

Figure 8. RESET\_N to VDD10 Timing

# **Pin Descriptions**

### **HDMI and MHL Receiver Port Pins**

Pin Name	Pin	Туре	Dir	Description
R0X0P	53	TMDS	Input	TMDS input Port 0 data pairs.
R0X0N	52			
R0X1P	55	1		
R0X1N	54	1		
R0X2P	57			
R0X2N	56			
R0XCP	51	TMDS	Input	TMDS input Port 0 clock pair.
R0XCN	50	1		
R1X0P	63	TMDS	Input	TMDS input Port 1 data pairs.
R1X0N	62			
R1X1P	65	1		
R1X1N	64	1		
R1X2P	67	1		
R1X2N	66	1		
R1XCP	61	TMDS	Input	TMDS input Port 1 clock pair.
R1XCN	60	1		
R2X0P	71	TMDS	Input	TMDS input Port 2 data pairs.
R2X0N	70	1		
R2X1P	73	1		
R2X1N	72	1		
R2X2P	75	1		
R2X2N	74	1		
R2XCP	69	TMDS	Input	TMDS input Port 2 clock pair.
R2XCN	68	1		
R3X0P	5	TMDS	Input	TMDS input Port 3 data pairs.
R3X0N	4	1		
R3X1P	7			
R3X1N	6			
R3X2P	9			
R3X2N	8			
R3XCP	3	TMDS	Input	TMDS input Port 3 clock pair.
R3XCN	2	1		

**Note:** For the port that has been configured as a MHL input, the RnX0P and RnX0N pins carry the MHL signal. All eight TMDS lines require 5.1 ohm series resistors to meet the impedance requirements of both the MHL and HDMI Specifications. HDMI-only ports do not require 5.1  $\Omega$  series resistors on the TMDS lines.

# **Audio Pins**

Pin Name	Pin	Туре	Dir	Description
ARC	48	Analog	Output	Audio Return Channel.
				This pin is used to transmit an IEC60958-1 audio stream, received on the SPDIF_IN input pin, upstream to a compatible source or repeater device, using single-mode ARC.
SPDIF_IN	47	LVTTL	Input	S/PDIF input from the SoC. Pull-down if not used.

# **HDMI Transmitter Port Pins**

Pin Name	Pin	Туре	Dir	Description
TX0P	16	TMDS	Output	HDMI Transmitter Output Port Data.
TX0N	17			TMDS Low Voltage Differential Signal output data pairs.
TX1P	14			
TX1N	15			
TX2P	12			
TX2N	13			
TXCP	18	TMDS	Output	HDMI Transmitter Output Port Clock.
TXCN	19			TMDS Low Voltage Differential Signal output clock pair.

**System Switching Pins** 

Pin Name	Pin	Туре	Dir	Description
DSDA0	39	LVTTL	Input/	DDC I <sup>2</sup> C Data for respective port.
DSDA1	35	Schmitt	Output	These signals are true open drain, and do not pull to ground when
DSDA2	31	Open-drain		power is not applied to the device. These pins require an external
DSDA3	27	5 V tolerant		pull-up resistor. Pull-up if not used.
DSDA4(VGA)	25	1		
DSCL0	40	LVTTL	Input	DDC I <sup>2</sup> C Clock for respective port.
DSCL1	36	Schmitt		These signals are true open drain, and do not pull to ground when
DSCL2	32	Open-drain		power is not applied to the device. These pins require an external pull-up resistor. Pull-up if not used.
DSCL3	28	5 V tolerant		pun-up resistor. I un-up it not used.
DSCL4(VGA)	26	1		
R0PWR5V	42	Power	Input	5 V Port detection input for respective port.
R1PWR5V	38	1		Connect to 5 V signal from HDMI input connector. These pins
R2PWR5V	34	1		require a 10 $\Omega$ series resistor, a 5.1 k $\Omega$ pull-down resistor, and at least a 1 $\mu$ F capacitor to ground. Pull-down if not used.
R3PWR5V	30			least a 1 µr capacitor to ground. Full-down if not used.
CBUS_HPD0	41	Schmitt	Input/	Hot Plug Detect Output for the respective port.
CBUS_HPD1	37	5 V tolerant	Output	In MHL mode, these pins serve as the respective CTRL bus. Pull-
CBUS_HPD2	33	Analog pad		down if not used.
CBUS_HPD3	29			

# **Control Pins**

Pin Name	Pin	Туре	Dir	Description
CSCL	46	LVTTL 5 V tolerant Schmitt	Input	Local Configuration/Status I <sup>2</sup> C Clock. Chip configuration/status is accessed via this I <sup>2</sup> C port. This pin is true open drain, so it doesn't pull to ground if power is not applied.
CSDA	45	LVTTL 5 V tolerant Schmitt	Input/ Output	Local Configuration/Status I <sup>2</sup> C Data. Chip configuration/status is accessed via this I <sup>2</sup> C port. This pin is true open drain, so it doesn't pull to ground if power is not applied. See Figure 4 on page 4.
CD_SENSE	24	LVTTL 5 V tolerant Schmitt	Input	MHL cable detection pin. This pin requires a 300 k $\Omega$ pull-down resistor, which the MHL specification requires for CD_SENSE. This pin can be configured as a GPIO if MHL is not used. Pull-down if not used.
RESET_N	23	LVTTL 5 V Tolerant Schmitt	Input	External reset.  Active LOW. Must be pulled-up to the —Always-on 3.3 V domain  The microcontroller GPIO that is connected to this pin should be HIGH by default. Apply an external reset only when the internal Power-on Reset does not work properly. Refer to the Programmer's Reference for more details about the external reset sequence.

**Configuration Pins** 

Pin Name	Pin	Type	Dir	Description
TPWR_CI2CA	20	LVTTL 5 V tolerant Schmitt	Input/ Output	I <sup>2</sup> C Slave Address input / Transmit Power Sense Output. During chip reset, either by internal power-on-reset (POR) or the RESET_N signal, this pin is used as an input to latch the I <sup>2</sup> C subaddress. The level on this pin is latched when the POR transitions from the asserted state to the de-asserted state or on a LOW-to-HIGH transition of the RESET_N signal. After completion of reset, this pin is used as the TPWR output, showing the RnPWR status of the selected port. A register setting can change this pin to show if the active port is receiving a TMDS clock. This pin must be tied to ground for the 0xB0 I <sup>2</sup> C address through a 4.7 kΩ resistor. For the 0xB2 I <sup>2</sup> C address, this pin must be pulled up to PWRMUX_OUT through a 4.7 kΩ resistor.
INT	22	Open-drain	Output	Interrupt Output.
		5 V tolerant		
		Schmitt		

# **Power and Ground Pins**

Pin Name	Pin	Туре	Description	
VDD33	59, 76	Power	TMDS Core VDD. In order to prevent reverse leakage from source device through TMDS input pins, VDD33 should be isolated from othe system power.	
PWRMUX_OUT	44	Output	Must be supplied at 3.3 V.  Power Output.	
1 WKWIOA_OU1	44	Output	This pin requires a 10 μF capacitor to ground.	
SBVCC5	43	Power	Local Power from TV.	
			Must be set to 5 V. This pin requires a 10 $\Omega$ series resistor.	
AVDD10	1, 58	Power	TMDS Receiver Core.	
			Must be supplied at 1.0 V.	
TAVDD10	11	Power	TMDS Transmitter Core	
			Must be supplied at 1.0 V.	
VDD10	10, 49	Power	Digital Core.	
			Must be supplied at 1.0 V.	
GND	ePad	Ground	The ePad <i>must</i> be soldered to ground, as this is the only ground connection for the device.	

## **Reserved Pins**

Pin Name	Pin	Туре	Description
RSVDL	21	Reserved	Reserved, must be tied to ground.

### **Unused Pins**

Table 19 below summarizes how to connect pins in case their associated functions are not used.

**Table 19. Required Connection for Unused Pins** 

Unused Pin Name	Connection
TPWR/CI2CA	Must always be pulled-up or pulled-down to select I <sup>2</sup> C address
RSVDL	Reserved, Must be tied to ground
INT	Output, Leave unconnected
RESET_N	Must be pulled-up
CD_SENSE	Must be pulled-down
DSDAn	Must be pulled-up
DSCLn	Must be pulled-up
CBUS_HPDn	Must be pulled-down
RnPWR5V	Must be pulled-down
SPDIF_IN	Must be pulled-down
ARC	Output, Leave unconnected
TMDS inputs $(RnXmN / RnXmP)$	Leave unconnected

### **Feature Information**

### **Standby and HDMI Port Power Supplies**

The SiI9687A port processor incorporates a 5-volt standby power supply pin (SBVCC5). SBVCC5 can be used to supply power to the EDID portions of the device when all other power supplies are turned off. This arrangement allows the EDID to be readable. Table 20 summarizes the power modes available in the processor. Figure 9 shows a block diagram of the standby power supply sources and the always-on power island.

**Table 20. Description of Power Modes** 

Power mode	Description	SBVCC5	RnPWR5V	VDD33	VDD10
Power-On mode 5 V Standby. ARC supported.	All power supplies to the SiI9687A chip are on. All functions are available. The standby power supply is 5 V.	5 V	Don't Care	3.3 V	1.0 V
Standby power mode. 5 V standby.	The always-on power domain is on, supplied from the internal power MUX; all other supplies are off. The standby power supply is 5 V. In this mode, EDID is functional, but both video and audio processing is not performed and all outputs are off.	5 V	Don't Care	Off	Off
HDMI/VGA Port only power.	Power is off to the device. HDMI +5 V from the HDMI cable is the only power source. For example, if the TV is unplugged from AC wall outlet, the EDID is functional in this mode.	Muxed with VGA power	5 V on any input	Off	Off




Figure 9. Standby Power Supply Diagram

If all power is off to the device (for example, if the TV is unplugged from the AC electrical outlet), the EDID can still be read from the source by using power from the HDMI connector +5 V signal. In this case, the internal power MUX will automatically switch to the HDMI connector power to use it for powering the EDID logic. In this mode, only the EDID block is functional, with all other functions of the device in power-off mode. No damage will occur to the device in this mode.

### **Hardware Reset**

Silicon Image recommends applying a hardware reset through RESET\_N pin only when a Power-on Reset problem is detected by the indicating register (Refer to the SiI9687A Programmer's Reference). The connection for RESET\_N should meet the following conditions:

- 1. RESET\_N must be pulled up to the Always-on 3.3 V domain.
- 2. RESET\_N must be pulled HIGH at all times, except when it is necessary to be toggled.
- 3. The microcontroller GPIO that is connected to RESET\_N should be HIGH by default when microcontroller boots up, and should not toggle RESET\_N.
- 4. Ensure that RESET\_N goes HIGH earlier than VDD10 when the system powers up as shown in Figure 8 on page 13.

After a hardware reset, the SiI9687A device latches the level on the TPWR\_CI2CA pin to set the device I<sup>2</sup>C address, restores all registers to default values, and reloads the EDID data and Auto-boot data from NVRAM. Hardware reset also toggles Hot Plug.

### **Built-in Pattern Generator**

The SiI9687A port processor contains a built-in pattern generator that supports the eight different built-in patterns shown in Table 21 at a resolution of 1280 x 720 pixels. An internal oscillator with a part-to-part accuracy of  $\pm 10\%$  or a 74.25 MHz external clock with higher accuracy can be used as the clock source for the pattern generator. These patterns are invoked using the I<sup>2</sup>C interface. See the SiI9687A Programmer's Reference for details about how to activate the pattern generator.

Table 21. Built-in Pattern List

Pattern	RGB Description	<b>Example Picture</b>
Solid Red	255, 0, 0	
Solid Green	0, 255, 0	
Solid Blue	0, 0, 255	
2011 2100	0, 0, 200	
Solid Black	0, 0, 0	
Solid White	255, 255, 255	
256 Grey Ramp	256 Vertical bars, 5 pixels wide,	
	Value of first bar: RGB (0, 0, 0)	
	Value of last bar: RGB (255, 255, 255) Increment of each bar: One RGB value (1, 1, 1), (2, 2, 2), etc.	
Checkerboard	8 x 6 black/white squares No border	
	Value of white: RGB (0, 0, 0)	
	Value of black: RGB (255, 255, 255)	
RGB Color Bars	8 Vertical Bars	
	White: 255, 255, 255, Yellow: 255, 255, 0	
	Cyan: 0, 255, 255, Green: 0, 255, 0 Magenta: 255, 0, 255, Red: 255, 0, 0	
	Blue: 0, 0, 255, Black: 0, 0, 0	

### **3D Video Formats**

The SiI9687A port processor supports the pass-through of 3D video modes described in the HDMI 1.4b and MHL 2 Specifications. All HDMI modes support RGB 4:4:4, YCbCr 4:4:4, and YCbCr 4:2:2 color formats and 8-, 10-, and 12-bit data-width per color component. DeepColor (10-bit and 12-bit) modes are supported for resolutions where the required link clock rate does not exceed 300 MHz for HDMI or 75 MHz for MHL. Table 22 shows only the maximum possible resolution with a given frame rate; for example, Side-by-Side (Half) mode is defined for 1080p, 60 Hz, which implies that 720p, 60 Hz and 480p, 60 Hz are also supported. Furthermore, a frame rate of 24 Hz also means that a frame rate of 23.98 Hz is supported and a frame rate of 60 Hz also means a frame rate of 59.94 Hz is supported. The input pixel clock changes accordingly.

Pass-through of the HDMI/MHL Vendor Specific InfoFrame, which carries 3D information to the receiver, is supported by the SiI9687A device. It also supports extraction of the HDMI/MHL Vendor Specific InfoFrame, which allows the 3D information contained in the InfoFrame to be passed to the host system over the I<sup>2</sup>C port.

Table 22. Supported HDMI 3D Video Formats

HDMI 3D Format	Extended Definition	Resolution	Frame Rate (Hz)	Input Pixel Clock (MHz)
Frame Packing	_			
Side-by-Side	full	1000-	50/60	297
Line Alternative	_	1080p	30/00	291
L+ Depth	_	]		
Enama Daakina		1080p	24/30	
Frame Packing	_	720p/1080i	50/60	
	E11	1080p	24/30	148.5
Side-by-Side	Full	720p/1080i	50/60	146.3
	Half	1080p	50/60	
		1080p	50/60	
Top-and-Bottom	_	1080p	24/30	74.25
		720p/1080i	50/60	74.25
T ' Ala a'		1080p	24/30	
Line Alternative	_	720p/1080i	50/60	
Field Alternative	_	1080i	50/60	148.5
T . 1 .1		1080p	24/30	
L + depth	_	720p/1080i	50/60	

For the supported MHL 3D formats listed in Table 23, the MHL 3D format is converted to the corresponding HDMI 3D format before being output by the SiI9687A port processor. The 3D MHL Vendor Specific InfoFrame is passed through and the output is unchanged along with the 3D HDMI Audio/Video. However, the extracted MHL Vendor Specific InfoFrame is also converted to an HDMI Vendor Specific InfoFrame, which can be accessed by reading registers in the port processor.

Table 23. Supported MHL 3D Video Formats

MHL 3D Format	Corrisponding HDMI Format	Resolution	Frame Rate (Hz)	Input Link Clock for 8-bit color (MHz)
		1080p	50/60	74.25 (PackedPixel)
Top-Bottom	Top-and-Bottom	720p/1080i	50/60	74.25
		1080p	24/30	74.23
		1080p	50/60	74.25 (PackedPixel)
Left-Right	Side-by-Side (Half)	720p/1080i	50/60	74.25
	(Hair)	1080p	24/30	74.25
E C	Engage De alain a	720p/1080i	50/60	74.25 (D1 JD:1)
Frame Sequential	Frame Packing	1080p	24/30	74.25 (PackedPixel)

### **InstaPrevue Format Support**

The InstaPrevue feature of the SiI9687A port processor supports all 2D formats and certain 3D formats up to 225 MHz for the main display and preview windows. Refer to Table 24 below to determine which combinations of formats are supported.

**Table 24. InstaPrevue Supported Formats** 

Main Display Format	InstaPrevue Window Format	Supported?	
	All supported 2D Resolutions	YES	
	720p and 1080p 3D Frame Packing	YES	
All supported 2D Resolutions	480p and 1080i 3D Frame Packing	NO	
An supported 2D Resolutions	3D Side-by-Side (Half)	NO	
	3D Side-by-Side (Full)	NO	
	3D Top-and-Bottom	NO	
	All supported 2D Resolutions	YES	
	720p and 1080p 3D Frame Packing	YES	
720p and 1080p 3D Frame Packing	480p and 1080i 3D Frame Packing	NO	
	3D Side-by-Side (Half)	NO	
	3D Side-by-Side (Full)	NO	
	3D Top-and-Bottom	NO	
480p and 1080i 3D Frame Packing			
3D Top-and-Bottom	All Formats	NO	
3D Side-by-Side (Half)	An Formats	NO	
3D Side-by-Side (Full)			

### **Input Video Resolution Detection and InfoFrame Extraction**

InfoFrame extraction and input video resolution detection are supported for the main and roving port and are accessible port-by-port. This feature helps the microcontroller reduce switching time by predetermining the resolution and InfoFrame before switching.

#### MHL PackedPixel Mode

MHL PackedPixel mode is a method of encoding pixel data. The YCbCr 4:2:2 pixel data is encoded with the PackedPixel format, which allows 16 bits of data to be encoded and transmitted rather than the 24 bits per pixel as in the other pixel encoding modes. The incoming pixel clock rate may be as high as 150 MHz in this mode, with a link clock rate of half of the pixel clock, which allows MHL to support 1080p @ 60 Hz video. The maximum link clock rate still remains 75 MHz in PackedPixel mode.

### **Audio Return Channel**

ARC is transmitted in single mode by using the ARCP (Utility) line. When using ARC single-mode transmission, a standard HDMI cable can be used. *Utility* is a new name for the *Reserved* pin described in earlier versions of the HDMI Specification (The SiI9687A port processor doesn't support ARC common-mode.)

The way the S/PDIF backchannel is used depends on the application. For example, in a TV application, an S/PDIF audio signal from the TV can be sent to an HDMI source device such as an A/V receiver over the Audio Return Channel.

ARC simplifies system setup because the consumer does not need to run an S/PDIF cable from the TV to the AVR. ARC also automates connectivity. When the TV input is switched to an analog source or the TV tuner, the TV can use the CEC protocol to indicate to the AVR that it should switch to playback of the ARC input.




Figure 10. Audio Return Channel Example Application

### **EDID Memory**

The port processor contains 512 bytes of NVRAM that stores common EDID data used by each of the ports and information used by the Auto-Boot feature. The Auto-Boot feature initializes some of the registers used to enable the EDID for the respective port, as well as asserts Hot Plug Detect (HPD) after the EDID has loaded properly into the SRAM. For example, by changing the data in the NVRAM Auto-boot portion, EDID load and HPD state can be set HIGH in three of the HDMI ports while disabling this feature in the fourth port. See the associated Programmer's Reference for more detail about the format of the NVRAM Auto-boot feature. Each port has a 256-byte block of SRAM for EDID data, which allows all ports to be read simultaneously from four different sources connected to the SiI9687A device. In addition, a 128-byte block of NVRAM is reserved for the VGA EDID. Figure 11 shows how the NVRAM is initialized using the local I<sup>2</sup>C slave and the shadow SRAM during manufacture, and how data is loaded into the SRAM blocks from the NVRAM during normal operation.




Figure 11. EDID Block Diagram

# Local I<sup>2</sup>C Port

The local I<sup>2</sup>C slave port on the SiI9687A port processor (pins CSCL and CSDA) is capable of running up to 400 kHz. This port is used to configure the port processor by reading from and writing to necessary registers.

The local  $I^2C$  port consists of ten separate  $I^2C$  slave addresses. Therefore, the port processor appears as ten separate devices on the  $I^2C$  local bus. The address for accessing the system control registers is fixed, and can only be set to one of two values by using the CI2CA pin. The remaining nine addresses have an  $I^2C$  register-programmable address mapped into the system control register space so that they can be changed to any free addresses in the system. Refer to the Programmer's Reference for complete information.

Table 25. I<sup>2</sup>C Register Address Groups

I <sup>2</sup> C Slave Address	Through	Register Programmable	Blocks
0x74	DDC	No	HDCP
0xA0	DDC	No	EDID
0x64	Local I <sup>2</sup> C	Yes	Rx TMDS
0x68	Local I <sup>2</sup> C	Yes	Reserved
0x50	Local I <sup>2</sup> C	Yes	Pre-authentication, page 0
0x52	Local I <sup>2</sup> C	Yes	Pre-authentication, page 1
0x54	Local I <sup>2</sup> C	Yes	Pre-authentication, page 2
0x90	Local I <sup>2</sup> C	Yes	Tx TMDS /ARC
0xB0/0xB2	Local I <sup>2</sup> C	No	System Control
0xE0	Local I <sup>2</sup> C	Yes	EDID/NVRAM/MHL
0xE6	Local I <sup>2</sup> C	Yes	CBUS
0xFA	Local I <sup>2</sup> C	Yes	InstaPrevue

# **Design Recommendations**

## **Audio Return Channel Design**

Figure 12 shows a sample design circuit for using the Audio Return Channel feature. Any one of the five input ports can be wired for ARC use; connection to Port 1 for ARC is shown in the figure.




Figure 12. Connection of ARC to HDMI Port

## MHL Power and Cable Detect Design

Figure 13 on the next page shows a sample design circuit for an MHL and HDMI combined port. All eight TMDS connections require 5.1  $\Omega$  series resistors for ports that are wired for both MHL and HDMI. Any one of the input ports can be wired for MHL; connection to Port 3 for combined HDMI and MHL is shown in the figure.




Figure 13. Connection of MHL and HDMI Combined Port

## **Power Supply Decoupling**

Designers should include decoupling and bypass capacitors at each power signal in the layout. These are shown schematically in Figure 14. Connections in one group (such as VDD33) can share C2, C3, and the ferrite, with each pin having a separate C1 placed as close to the pin as possible. Figure 15 on the next page is representative of the various types of power connections on the port processor.




Figure 14. Decoupling and Bypass Schematic



Figure 15. Decoupling and Bypass Capacitor Placement

# **Power Supply Sequencing**

All power supplies in the SiI9687A port processor are independent, but identical supplies must come on at the same time; for example, power to all VDD33 pins must come on together. During power up, the SBVCC5 rise time (from 10% to 90% of 5 V) should be less than 1 ms.

# **Package Information**


### ePad Requirements

The SiI9687A Port Processor chip is packaged in a 76-pin, 9 mm x 9 mm MQFN package with an ExposedPad<sup>TM</sup> (ePad<sup>TM</sup>) that is used for the electrical ground of the device and for improved thermal transfer characteristics. The ePad dimensions are  $5.38 \text{ mm} \times 5.38 \text{ mm} (\pm 0.15 \text{ mm})$ . Soldering the ePad to the ground plane of the PCB is **required** to meet package power dissipation requirements at full speed operation, and to correctly connect the chip circuitry to electrical ground. As a general guideline, a clearance of at least 0.25 mm should be designed on the PCB between the edge of the ePad and the inner edges of the lead pads to avoid the possibility of electrical shorts.

Figure 16 shows the package dimensions of the SiI9687A port processor.

### **Package Dimensions**

These drawings are not to scale. All dimensions are in millimeters.



**JEDEC Package Code MO-220** 

Symbol	Min	Тур	Max
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A2	_	0.65	0.70
A3		0.20 REF	
b	0.15	0.20	0.25
D		9.00 BSC	

Symbol	Min	Тур	Max
D2	5.23	5.38	5.53
Е		9.00 BSC	
E2	5.23	5.38	5.53
L	0.30	0.40	0.50
e		0.40 BSC	

Figure 16. Package Diagram

## **Marking Specification**

Figure 17 shows the markings of the SiI9687A port processor package. This drawing is not to scale.




Figure 17. Marking Diagram

## **Ordering Information**

**Production Part Numbers:** 

Device	Part Number
SiI9687A Port Processor	SiI9687ACNUC

# **References**

### **Standards Documents**

Table 26 lists the abbreviations used in this document. Contact the responsible standards groups listed in Table 27 for more information on these specifications.

#### **Table 26. Referenced Documents**

Abbreviation	Standards publication, organization, and date
HDMI	High Definition Multimedia Interface, Revision 1.4b, HDMI Licensing, LLC, October 2011
HCTS	HDMI Compliance Test Specification, Revision 1.4b, HDMI Licensing, LLC, October 2011
HDCP	High-bandwidth Digital Content Protection, Revision 1.4, Digital Content Protection, LLC, July 2009
DVI	Digital Visual Interface, Revision 1.0, Digital Display Working Group, April 1999
E-EDID	Enhanced Extended Display Identification Data Standard, Release A Revision 1, VESA, Feb. 2000
E-DID IG	VESA EDID Implementation Guide, VESA, June 2001
CEA-861-E	A DTV Profile for Uncompressed High Speed Digital Interfaces, EIA/CEA, March 2008
EDDC	Enhanced Display Data Channel Standard, Version 1.1, VESA, September 1999
MHL	MHL (Mobile High-definition Link) Specification, Version 2.0, MHL, LLC, February 2012

**Table 27. Standards Groups Contact Information** 

Standards Group	Web URL	e-mail	Phone
ANSI/EIA/CEA	http://global.ihs.com	global@ihs.com	800-854-7179
VESA	http://www.vesa.org	—	408-957-9270
HDCP	http://www.digital-cp.com	info@digital-cp.com	_
DVI	http://www.ddwg.org	ddwg.if@intel.com	_
MHL	http://www.mhlconsortium.org	info@mhlconsortium.org	408-962-4269

## **Silicon Image Documents**

Table 28 lists Silicon Image documents that are available from your Silicon Image sales representative.

#### **Table 28. Silicon Image Publications**

Document	Title
SiI-PR-1078	SiI9687A Port Processor Programmer's Reference

#### **Disclaimers**

These materials are provided on an —AS ISI basis. Silicon Image, Inc. and its affiliates disclaim all representations and warranties (express, implied, statutory or otherwise), including but not limited to: (i) all implied warranties of merchantability, fitness for a particular purpose, and/or non-infringement of third party rights; (ii) all warranties arising out of course-of-dealing, usage, and/or trade; and (iii) all warranties that the information or results provided in, or that may be obtained from use of, the materials are accurate, reliable, complete, up-to-date, or produce specific outcomes. Silicon Image, Inc. and its affiliates assume no liability or responsibility for any errors or omissions in these materials, makes no commitment or warranty to correct any such errors or omissions or update or keep current the information contained in these materials, and expressly disclaims all direct, indirect, special, incidental, consequential, reliance and punitive damages, including WITHOUT LIMITATION any loss of profits arising out of your access to, use or interpretation of, or actions taken or not taken based on the content of these materials.

Silicon Image, Inc. and its affiliates reserve the right, without notice, to periodically modify the information in these materials, and to add to, delete, and/or change any of this information.

Notwithstanding the foregoing, these materials shall not, in the absence of authorization under U.S. and local law and regulations, as required, be used by or exported or re-exported to (i) any U.S. sanctioned or embargoed country, or to nationals or residents of such countries; or (ii) any person, entity, organization or other party identified on the U.S. Department of Commerce's Denied Persons or Entity List, the U.S. Department of Treasury's Specially Designated Nationals or Blocked Persons List, or the Department of State's Debarred Parties List, as published and revised from time to time; (iii) any party engaged in nuclear, chemical/biological weapons or missile proliferation activities; or (iv) any party for use in the design, development, or production of rocket systems or unmanned air vehicles.

#### **Products and Services**

The products and services described in these materials, and any other information, services, designs, know-how and/or products provided by Silicon Image, Inc. and/or its affiliates are provided on as —AS ISI basis, except to the extent that Silicon Image, Inc. and/or its affiliates provides an applicable written limited warranty in its standard form license agreements, standard Terms and Conditions of Sale and Service or its other applicable standard form agreements, in which case such limited warranty shall apply and shall govern in lieu of all other warranties (express, statutory, or implied). EXCEPT FOR SUCH LIMITED WARRANTY, SILICON IMAGE, INC. AND ITS AFFILIATES DISCLAIM ALL REPRESENTATIONS AND WARRANTIES (EXPRESS, IMPLIED, STATUTORY OR OTHERWISE), REGARDING THE INFORMATION, SERVICES, DESIGNS, KNOW-HOW AND PRODUCTS PROVIDED BY SILICON IMAGE, INC. AND/OR ITS AFFILIATES, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND/OR NON-INFRINGEMENT OF THIRD PARTY RIGHTS. YOU ACKNOWLEDGE AND AGREE THAT SUCH INFORMATION, SERVICES, DESIGNS, KNOW-HOW AND PRODUCTS HAVE NOT BEEN DESIGNED, TESTED, OR MANUFACTURED FOR USE OR RESALE IN SYSTEMS WHERE THE FAILURE, MALFUNCTION, OR ANY INACCURACY OF THESE ITEMS CARRIES A RISK OF DEATH OR SERIOUS BODILY INJURY, INCLUDING, BUT NOT LIMITED TO, USE IN NUCLEAR FACILITIES, AIRCRAFT NAVIGATION OR COMMUNICATION, EMERGENCY SYSTEMS, OR OTHER SYSTEMS WITH A SIMILAR DEGREE OF POTENTIAL HAZARD. NO PERSON IS AUTHORIZED TO MAKE ANY OTHER WARRANTY OR REPRESENTATION CONCERNING THE PERFORMANCE OF THE INFORMATION, PRODUCTS, KNOW-HOW, DESIGNS OR SERVICES OTHER THAN AS PROVIDED IN THESE TERMS AND CONDITIONS.



1140 E. Arques Avenue Sunnyvale, CA 94085 T 408.616.4000 F 408.830.9530 www.siliconimage.com



1140 E. Arques Avenue Sunnyvale, CA 94085 T 408.616.4000 F 408.830.9530 www.siliconimage.com