

# Dual-Channel, High-Speed, Low-Side Gate Driver

### **GENERAL DESCRIPTION**

The SiLM27523N family of devices are dual-channel, high-speed, low-side gate drivers that can effectively drive MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, SiLM27523N can source and sink high peak-current pulses into capacitive loads offering rail-to-rail drive capability and extremely small propagation delay, typically 18 ns.

The SiLM27523N provides 4.5 A source, 5.5 A sink peak drive current capability at 12V VDD supply.


#### **APPLICATIONS**

- Switching mode power supplies
- DC-to-DC converters
- Motor Control, solar power
- Gate driver for emerging wide band-gap power devices such as GaN

### **FEATURES**

- Two independent gate drive channels
- 4.5 A peak source and 5.5 A peak sink current drive capability
- Fast propagation delay (18 ns typical)
- Fast rise and fall time (7 ns and 6 ns typical)
- 4.5 to 20V single supply range
- Under-voltage lockout
- TTL and CMOS compatible input logic threshold
- Ability to handle negative voltages (-5V) at inputs
- 2 ns typical delay matching between 2 channels
- Two outputs are paralleled for higher drive current
- Outputs held in low when inputs floating
- Operating temperature range of -40°C to 140°C
- SOP8 package

#### TYPICAL APPLICATION CIRCUIT






## **Table of Contents**

General Description	1
Applications	1
Features	1
Typical Application Circuit	1
PIN Configuration	3
PIN Description	3
Functional Block Diagram	3
Absolute Maximum RatingS <sup>1,2,3</sup>	4
Recommended Operation Conditions	4
Thermal Resistance	4
Ordering Information	5
Dynamic Electrical Characteristics	6
Static Electrical Characteristics	6
Feature Description	8
VDD and Under-Voltage Lockout	8
Input Stage	8
Output Stage	8
Package Case Outlines	9
Revision History	10



## **PIN CONFIGURATION**



## **PIN DESCRIPTION**

No.	Pin	Description
1,8	NC	No connect.
2	INA	Input to channel A: Inverting input of the driver. OUTA is held low if INA is unbiased or floating.
3	GND	Ground: All signals are referenced to this pin.
4	INB	Input to channel B: Inverting input of the driver. OUTB is held low if INB is unbiased or floating.
5	OUTB	Output of channel B.
6	VDD	Bias Supply Input.
7	OUTA	Output of channel A

## **FUNCTIONAL BLOCK DIAGRAM**




Figure 2. SiLM27523N Block Diagram



## **ABSOLUTE MAXIMUM RATINGS**<sup>1,2,3</sup>

Symbol	Description	Min.	Max.	Units
V <sub>DD</sub>	Supply voltage	-0.3	25	
Vo	Continuous voltage on OUTx	-0.3	V <sub>DD</sub> +0.3	V
<b>V</b> 0	Repetitive pulse less than 200ns <sup>4</sup>	-2	V <sub>DD</sub> +0.3	
	Source Continuous Current on OUTx		0.3	
lo	Source Pulsed Current on OUTx (0.5 µs) 4		4.5	Α
	Sink Pulsed Current on OUTx (0.5 µs) 4		5.5	
INA, INB	Voltage on INA, INB.	-6	25	V
TJ	Operation junction temperature range	-40	150	
T∟	Lead temperature (soldering, 10 seconds)		300	°C
Ts	Storage temperature	-55	150	

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only
and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions
is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATION CONDITIONS

Over operating free-air temperature range (unless otherwise noted)

Symbol	Definition	Min	Max	Units
$V_{DD}$	Supply voltage	4.5	20	V
INA, INB	Input voltage	-5	20	·
TJ	Operation junction temperature range	-40	140	°C

## THERMAL RESISTANCE

Package	θЈΑ	Units
SOP8	130	°C/W

<sup>2)</sup> All voltages are with respect to GND unless otherwise noted.

<sup>3)</sup> These devices are sensitive to electrostatic discharge; follow proper device-handling procedures.

<sup>4)</sup> Values are verified by characterization on bench.



## **ORDERING INFORMATION**

Order Part No.	Package	QTY	
SiLM27523NCA-DG	SOP8, Pb-Free	2500/Reel	



## **DYNAMIC ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
t <sub>R</sub>	Rise time <sup>1</sup>	C <sub>LOAD</sub> = 1.8 nF		7	15	
tF	Fall time <sup>1</sup>	C <sub>LOAD</sub> = 1.8 nF		6	10	
t <sub>M</sub>	Delay matching between two channels	INA = INB, OUTA and OUTB at 50% transition point		2	4	
t <sub>PW</sub>	Minimum input pulse width that changes the output state <sup>2</sup>			15	25	ns
t <sub>D1</sub> , t <sub>D2</sub>	Input to output propagation delay <sup>1</sup>	C <sub>LOAD</sub> = 1.8 nF, 5 V input pulse	7	18	26	

<sup>1)</sup> See timing diagrams in Figure 3.

## STATIC ELECTRICAL CHARACTERISTICS

 $V_{DD}$ = 12 V,  $C_L$  = 1000 pF and  $T_J$  = -40°C to 140°C unless otherwise specified.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I <sub>DD</sub> (off)	Startup current	$V_{DD} = 3.4 \text{ V}$ $INA = INB = V_{DD}$	55	110	250	uA
IDD(OII)		V <sub>DD</sub> = 3.4 V, INA = INB = GND	55	110	250	u, t
V	Undervoltage positive going	T <sub>J</sub> = 25 °C	3.9	4.2	4.5	
V <sub>DDUV+</sub>	threshold	$T_{J} = -40  ^{\circ}\text{C} \text{ to } 140  ^{\circ}\text{C}$	3.8	4.2	4.6	
V <sub>DDUV</sub> -	Undervoltage negative going threshold		3.7	3.9	4.4	V
$V_{\text{DD\_H}}$	Supply voltage hysteresis			0.3		
VIH	Input signal high threshold	Applied to INA, INB	1.6	1.9	2.3	V
VIL	Input signal low threshold	Applied to INA, INB	1.0	1.3	1.5	·
lo	Source peak current <sup>1</sup>	C <sub>L</sub> = 0.22 μF		4.5		Α
10	Sink peak current <sup>1</sup>	C <sub>L</sub> = 0.22 μF		5.5		Λ
Vон	High level output voltage	$I_0 = -10 \text{ mA}, V_{DD}-V_0$		0.008	0.016	V
V <sub>OL</sub>	Low output voltage	I <sub>O</sub> = 10 mA		0.005	0.009	V
Rон	Output pull-up resistance	Io = -10 mA	0.5	0.8	1.6	Ω
RoL	Output pull-down resistance	Io = 10 mA	0.3	0.5	0.9	77

<sup>1)</sup> Values are verified by characterization on bench.

<sup>2)</sup> Values are verified by characterization on bench.






Figure 3. Inverting input and Output Driver Operation



### FEATURE DESCRIPTION

### **VDD and Under-Voltage Lockout**

The SiLM27523N device has internal UVLO protection feature on the VDD pin supply circuit blocks. Whenever the driver is in UVLO condition (for example when  $V_{DD}$  voltage is less than  $V_{DDUV^+}$  during power up or when VDD voltage is less than  $V_{DDUV^+}$  during power down), this circuit holds all outputs LOW, regardless of the status of the inputs. The UVLO is typically 4.2 V with 300mV typical hysteresis. This hysteresis helps prevent chatter when low  $V_{DD}$  supply voltage have noise from the power supply and also when there are droops in the VDD bias voltage when the system starts switching and there is a sudden increase in  $I_{DD}$ .

#### **Input Stage**

The input pins of the SiLM27523N gate driver are based on a TTL and CMOS compatible input threshold logic that is independent of the VDD supply voltage. With typically high threshold = 1.9 V and typically low threshold = 1.3 V, the logic level thresholds are conveniently driven with PWM control signals derived from 3.3V and 5V digital power-controller devices. SiLM27523N also features tight control of the input pin threshold voltage levels which eases system design considerations and ensures stable operation across temperature. The very low input capacitance on these pins reduces loading and increases switching speed.

The SiLM27523N features an important safety feature wherein, whenever any of the input pins is in a floating condition, the output of the respective channel is held in the low state. This is achieved using V<sub>DD</sub> pull-up resistors on all the inverting input pins (INA, INB), as shown in the device block diagrams.

The input stage of each driver is driven by a signal with a short rise or fall time. This condition is satisfied in typical power supply applications, where the input signals are provided by a PWM controller or logic gates with fast transition time. With a slow changing input voltage, the output of the driver may switch repeatedly at a high frequency. While the wide hysteresis offered in SiLM27523N definitely alleviates this concern over most other TTL input threshold devices, extra care is necessary in these implementations. If limiting the rise or fall times to the power device is the primary goal, then an external resistance is highly recommended between the output of the driver and the power device.

### **Output Stage**


Each output stage in the SiLM27523N device is capable of supplying 4.5 A peak source and 5.5 A peak sink current pulses. The output voltage swings between VDD and GND providing rail-to-rail operation, thanks to the MOS-output stage which delivers very low drop-out.


The channel A and channel B outputs can be paralleled to provide higher driver current capability. In such application, the INA and INB need to be connected together.


For example, in applications that have zero voltage switching during power MOSFET turn-on or turn-off interval, the driver supplies high peak current for fast switching even though the miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before power MOSFET is switched on.




# **PACKAGE CASE OUTLINES**









Dimension	MIN	NOM	MAX
Α	-	1	1.75
A1	0.1	1	0.25
A2	1.25	-	-
L	0.4	0.835	1.27
L1	-	1.04	-
θ	0	-	8
b	0.31	-	0.51
b1	0.28	-	0.48
С	0.1	1	0.25
c1	0.1	-	0.25
D	4.7	4.9	5.1
Е	5.8	6	6.2
E1	3.8	3.9	4
е	1.02	1.27	1.52
Unit : mm			

Figure 4. SOP8 Package Outline Dimensions



## **REVISION HISTORY**

Note: page numbers for previous revisions may differ from page numbers in current version

Page or Item	Subjects (major changes since previous revision)	
Rev 1.0 datasheet, 2023-09-25		
Whole document	Initial datasheet release	