

Triple 150mA Linear LED Driver

GENERAL DESCRIPTION

SiLM42280/81/82/83 family devices provide independent triple linear current controller for LED driving (standalone driver or LED cluster). Diagnostic features are provided to meet automotive requirements, together with a communication interface "RUN" to link ICs to generate more than three channels, supporting individual current configuration and independent digital PWM dimming per channel (e.g. for RGB).

Two external configurable operation modes are supported. In the Failure Feedback Mode (FFM), channels are still operating in case of errors with error signalization. And in Single Lamp Mode, all linked SiLM4228x's channels will be turned off in case of errors.

An intelligent power management system is provided using an external shunt resistor to share power distribution between IC package and external heat sink. Hotspot generation can be avoided by flexible heat spreading on the printed board. Internal derating for reference voltage and over temperature shutdown for extreme temperatures higher than 180°C to protect SiLM4228x in case of abnormal operation conditions.

A high voltage capable input ENA can be used to either digitally enable or disable SiLM4228x. In addition, this input may be used as analog reference voltage input for thermal derating.

TYPICAL APPLICATION CIRCUIT




Figure 1

FEATURES

- Three independent linear current drivers (3*150mA)
- Parallel output operation for up to 450mA
- Low power standby / sleep mode
- Thermal management option per channel
- Operating input voltage range 5V to 25V, max up to 40V
- External reference voltage for derating supported
- PWM dimming (All channels or separate channels)
- Diagnostic functionalities (LED Driver open/short, single LED short, IR configuration open/short, Junction temperature, supply voltage)
- Diagnostic bus to link ICs
- Single LED short threshold configuration
- Selectable Failure Feedback Mode or Single Lamp Behavior
- AEC-Q100 Qualification

APPLICATION

- Automotive LED Lighting, Rear Lighting
- Turn Indicator Driver
- Medium Current Interior Lighting
- Industrial LED Applications or RGB Drivers

Table of Contents

General Description	1
Features	1
Application	1
Typical Application Circuit	1
Pin Configuration	3
Pin Function Description	3
Ordering Information	4
Functional Diagram	5
Absolute Maximum Ratings	6
ESD Ratings	6
Recommended Operating Conditions	7
Electrical Characteristics	8
Typical Performance Characteristics	12
Function Description	13
LED Driver	13
IR Driver	13
SLM Interface	14
RUN Interface and Diagnostics	16
LED Fault Summary	17
Single LED Fault Detection	18
State Diagram	19
Applicatoin Topologies	20
Basic Application Topology	20
Basic Micro-Controller RGB Application	20
Application with Single LED Short Detection	21
Six Channel Cluster and Supply Dimming	21
Thermal Management and Parallel Operation	22
Package Case Outlines	23
Revision History	24

PIN CONFIGURATION




Figure 2. Pin Configuration (Top View)

PIN FUNCTION DESCRIPTION

Pin		Type ¹⁾	Function Description
No.	Name		
1	SLS_EN / NC	A_I	SLS_EN: Enable single LED fault detection. When SLS_EN is high, single LED fault detection is enabled. If this function is not used, connect SLS_EN to ground or leave it floating. NC: Not connected internally
2	RUN	HV_A_IO	RUN diagnostic bus interface to link SiLM4228x products
3	VS	HV_S	High voltage supply input
4	GND	S	Ground.
5	ENA	HV_A_I	High voltage enable and optional analog reference voltage input
6	IR1	A_IO	Current configuration for Channel 1, digital Input for Channel 1 dimming
7	IR2	A_IO	Current configuration for Channel 2, digital Input for Channel 2 dimming
8	IR3	A_IO	Current configuration for Channel 3, digital Input for Channel 3 dimming
9	SLM	A_IO	Operating mode configuration: When the SLM pin is open, the device works in Single Lamp Mode. When the SLM pin is connected to GND or directly to an external bipolar device, the device works in Failure Feedback Mode. Details see SLM Interface.
10	LED3A	HV_A_O	Bypass output Channel 3, connect to LED directly
11	LED3B	HV_A_O	Priority output Channel 3, connect to LED via thermal shunt
12	LED2A	HV_A_O	Bypass output Channel 2, connect to LED directly
13	LED2B	HV_A_O	Priority output Channel 2, connect to LED via thermal shunt
14	LED1A	HV_A_O	Bypass output Channel 1, connect to LED directly
15	LED1B	HV_A_O	Priority output Channel 1, connect to LED via thermal shunt
16	NC/SLS_REF	A_I	NC: Not connected internally SLS_REF: Single LED short threshold configuration. Connect a resistor between SLS_REF and ground to set the threshold.
	Exposed Pad		Exposed Pad, Connect to ground for thermal connection

Note 1: A = Analog, D = Digital, S = Supply, I = Input, O = Output, B = Bidirectional, HV = High Voltage

ORDERING INFORMATION

Order Part No.	OPEN Diagnostic Threshold	Package	QTY
SiLM42280	7.5V	SOP16-EP	TBD/Reel
SiLM42281	9.0V	SOP16-EP	TBD/Reel
SiLM42282	10.0V	SOP16-EP	TBD/Reel
SiLM42283	15.0V	SOP16-EP	TBD/Reel

FUNCTIONAL DIAGRAM




Figure 3. Functional Block Diagram

ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min	Max	Unit
V_{VS}	VS Pin Voltage	-0.3	40	V
V_{ENA}	ENA Pin Voltage	-0.3	40	V
V_{IRx}	IR1,2,3 Pin Voltage ¹	-0.3	5.5	V
I_{IRx}	IR1,2,3 Pin Current	-1	1	mA
I_{LEDx}	LEDx Current	-170	100	mA
V_{LEDx}	LEDxA/B Pin Voltage	-1	V_{VS}	V
V_{RUN}	RUN Pin Voltage	-0.3	V_{VS}	V
I_{RUN}	RUN Pin Current	-5	5	mA
V_{SLM}	SLM Pin Voltage	-0.3	6.5	V
V_{SLS_REF}	SLM_REF Pin Voltage	-0.3	5.5	V
V_{SLS_EN}	SLS_EN Pin Voltage	-0.3	40	V
T_J	Junction Temperature	-40	150	°C
T_A	Ambient Temperature ²	-40	125	°C
T_{ST}	Storage Temperature	-40	125	°C
P_{MAX}	Power Dissipation		2.5	W
R_{TH_JC}	Thermal Resistance Junction to Exposed Die Pad ³		6	°C /W

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. All voltage parameters are absolute voltages referenced to GND.

- 1) see parameter V_{IR_CLMP} for clamping behavior
- 2) consider maximum junction temperature and cooling measures to define ambient operating range
- 3) Typical thermal resistance to EP is $R_{TH_JC}=3^{\circ}\text{C} / \text{W}$ (not production tested)

ESD RATINGS

Parameter	Rating
Human Body Model (HBM)	$\pm 2000\text{V}$
Charge Device Model (CDM)	Corner Pins
	All other Pins

RECOMMENDED OPERATING CONDITIONS

Symbol	Description	Min	Typ	Max	Unit
V _{VS_OP}	Recommended operating voltage range	5	14	25	V
P _{OP}	Continuous power dissipation in package			2.2	W
C _{VS_OP}	VS capacitance per SiLM4228x	220	330		nF
R _{IRx}	Nominal value of current selection resistor at IR1,2,3 to GND ¹	9.53		30	kΩ
C _{IRx}	Capacitance at IRx Pin to drive R _{IRx}			100	pF
I _{LEDx}	Typical configured operating current per Channel, sum of LEDxA and LEDxB	48	120	151	mA
f _{PWM}	Dimming frequency at either ENA or IRx ²	50	200	1000	Hz
t _{PULSE_PWM}	Minimum high/low pulse width in case of PWM Dimming	90			μs
C _{RUN}	Total Capacitance on RUN Bus ³			1	nF
C _{LEDx}	Capacitance at LEDx driver outputs, LEDxA and LEDxB		6.8	22	nF
L _{LEDx}	Inductance at either LEDxA or LEDxB			1	μH

1) If higher resistive values use, accuracy need take into account. Pay attention to the 'open' state detection limit, I_{IR_OPEN} for IRx configuration.

2) There is an inherent startup delay between rising edge at IRx and current flow, which may influence PWM linearity.

3) High capacitance values are possible but lead to additional delay between rising edge at ENA and startup of LEDx Drivers.

ELECTRICAL CHARACTERISTICS

V_{VS} = 5V to 25V, T_J = -40°C to 150°C and recommended operating range, unless otherwise noted. Typical values are at V_{VS} = 14V and T_J = 25°C. Positive currents flow into the device pins.

Symbol	Description	Condition	Min	Typ	Max	Unit
Supply and Bias						
V_{ENA_ON}	Enable threshold at ENA	V_{ENA} rising	1.14	1.2	1.26	V
V_{ENA_OFF}	Disable threshold at ENA	V_{ENA} falling	1.0	1.06	1.13	V
R_{ENA_PD}	ENA internal pulldown resistor			500		kΩ
V_{VS_ERR}	VS under-voltage release threshold	VS rising	3.8	4.1	4.4	V
$V_{VS_ERR_HYS}$	VS under voltage Hysteresis			440		mV
I_{VS_SLEEP}	VS sleep mode current	$V_{VS}=14V$, $V_{ENA}=0V$, $T_J \leq 125^{\circ}C$		12.5	28	μA
$I_{VS_STBY_NOM}$	VS current in Standby Mode	$V_{ENA}>3V$, $V_{RUN}<2V$, No error detected		90	140	μA
$I_{VS_STBY_ERR}$	Average VS Current in "Single Lamp Mode, Counting"	$V_{ENA}>3V$, IR Open, error detected, SLM open ²		100	150	μA
I_{GND_OP}	Device current consumption (GND pin current)	all channels regulating in saturation, no error detected, $I_{LEDx} = 120mA$		1.4	2.1	mA
T_{J_OT}	Over temperature Shutdown	T_J rising	165	185		°C
$T_{J_OT_HYS}$	Over temperature recovery hysteresis			20		°C
t_{START}	Initial startup delay of SLM5528x after first power-up ¹	Initial delay after $V_{VS}>V_{VS_ERR}$, $V_{ENA}>V_{ENA_ON}$		30	80	μs
LED Driver						
A_{ILEDx_IIRx}	Current amplification factor between IRx input and LEDx outputs			960		
$Q_{B/(A+B)}$	Ratio of current in LEDxB to total configured current I_{LEDx}	$I_{LEDxB}/(I_{LEDxA}+I_{LEDxB})$, $V_{VS_LEDxB}>1V$	97	99.8		%
$I_{LED_MAX_HP}$	LED current tolerance (maximum)	$R_{IRx}=9.53k\Omega$, $V_{VS}=V_{ENA}=14V$, $V_{VS_LEDx}>1V$	-158.6	-152.4	-146.2	mA
$I_{LED_High_HP}$	LED current tolerance (high)	$R_{IRx}=12k\Omega$, $V_{VS}=V_{ENA}=14V$, $V_{VS_LEDx}>1V$	-126.5	-120.7	-114.9	mA
$I_{LED_Low_HP}$	LED current tolerance (low)	$R_{IRx}=30k\Omega$, $V_{VS}=V_{ENA}=14V$, $V_{VS_LEDx}>1V$	-53.2	-48.3	-43.4	mA
V_{LEDxA_DRO} _P	Drop voltage of bypass outputs LEDxA for 120mA	$I_{LEDxA} = 120mA$, LEDxB open ³		250	450	mV

Symbol	Description	Condition	Min	Typ	Max	Unit
$V_{LEDxB_DRO_P}$	Drop voltage of priority outputs LEDxB for 120mA	$I_{LEDxB} = 120\text{mA}$, LEDxA open ³		420		mV
$R_{LED_PD_OFF}$	Total pull down resistance in case of LEDx being turned off	$V_{vs}=14\text{V}$, $V_{ENA} = 0\text{V}$, LEDxA and LEDxB are parallel		10		k Ω
IR Driver						
V_{REF_NOM}	Internal nominal reference to drive R_{IRx}	$V_{ENA} > 3.3\text{V}$, $T_J < T_{J_DERATE}$	1.44	1.5	1.56	V
V_{REF_HV}	Internal reference derating in case of high V_{vs}	$V_{vs} > 29\text{V}$		0.9		V
V_{REF_EXT}	Recommended operating range for external reference at ENA ⁴		0.6		V_{REF_NOM}	V
N_{ENA_DIV}	Internal divider ratio between ENA and IR in case of external reference voltage	$1.2\text{V} < V_{ENA} < 3\text{V}$		2		
V_{vs_DERATE}	Internal reference derating threshold for high V_{vs}	V_{vs} rising	25	27	29	V
$V_{vs_DERATE_HYS}$	Hysteresis for voltage Derating threshold			1		V
T_{J_DERATE}	Starting junction temperature for internal reference voltage derating ¹	$V_{ENA} > 3.3\text{V}$	130	139	148	°C
dV_{J_DERATE}	Internal reference voltage derating slope ¹	$V_{ENA} > 3.3\text{V}$, $T_J > T_{J_DERATE}$		-26.7		mV/K
V_{IR_DIS}	Disable threshold at IRx to disable according LED channel	V_{IR} rising	1.8	2.4	2.9	V
$V_{IR_DIS_HYS}$	Hysteresis for IRx disable			36		mV
V_{IR_CLMP}	Zener clamping at IRx ⁵	$I_{IR} = 100\mu\text{A}$	5.25	6.1	7	V
I_{IR_PD}	Pull down current in IRx driver for high V_{IR}	$V_{IR} = 4\text{V}$		6		μA
t_{IR_DLY}	Propagation delay between dimming signal at IR and LED driver current flow ¹	$V_{ENA} > 3\text{V}$, V_{IR} falling ⁶		5		μs

Symbol	Description	Condition	Min	Typ	Max	Unit
SLM Interface						
I _{SLM_PD}	Pull down current in SLM to drive SLM low	Device nominal operation, V _{SLM} = 0.7V		15		µA
I _{SLM_PU}	Pull up current in SLM to drive SLM high	Error detected in device, V _{SLM} = 0.7V		- 250		µA
V _{SLM_HIGH}	Threshold to detect Mode of Operation		1.4	1.5	1.6	V
f _{FFM_PWM}	PWM frequency at SLM for Failure Signalization in FFM	V _{SLM} < V _{SLM_HIGH} , Failure Feedback Mode		3.9		kHz
RUN Interface and Diagnostics						
I _{RUN_PU}	RUN Pin pull up current to VS	V _{VS} = 14V, V _{RUN} = 0V		- 40		µA
V _{RUN_ENA}	RUN bus comparator high threshold		2.7	3	3.3	V
V _{RUN_STBY}	RUN bus comparator low threshold		2.25	2.55	2.85	V
V _{RUN_HYS}	Hysteresis for RUN thresholds		250	450		mV
t _{RUN_DEL}	RUN state change debouncing ¹	Rising and falling edge		4		µs
V _{RUN_DRV1}	RUN low level, nominal	V _{VS} = 14V, I _{RUN} = 2mA		0.2	0.8	V
V _{RUN_DRV2}	RUN low level, low VS or VS Open	VS Pin open, I _{RUN} = 2mA, T _J < 125°C		1.4	2	V
I _{RUN_LIM}	Current limitation for RUN driving low	V _{RUN} = 5V	10	22		mA
V _{LEDx_SHORT}	LEDx short circuit detection threshold		0.9	1	1.1	V
I _{LEDx_OPEN}	Open detection threshold at LEDx, relative to nominal configured current	R _{IRx} = 12kΩ, V _{ENA} > 3V ⁷	27.5	37.5	47.5	%
V _{VS_DIAG1}	Open diagnostic enable threshold at VS for SiLM42280	SiLM42280, V _{VS} rising	7.1	7.5	7.9	V
V _{VS_DIAG2}	Open diagnostic enable threshold at VS for SiLM42281	SiLM42281, V _{VS} rising	8.55	9	9.45	V
V _{VS_DIAG3}	Open diagnostic enable threshold at VS for SiLM42282	SiLM42282, V _{VS} rising	9.5	10	10.5	V

Symbol	Description	Condition	Min	Typ	Max	Unit
V _{VS_DIAG4}	Open diagnostic enable threshold at VS for SiLM42283	SiLM42283, V _{VS} rising	14.2	15	15.8	V
V _{VS_DIAG_HYS}	Open diagnostic enable hysteresis			0.5		V
I _{IR_OPEN}	IRx pin open diagnostic Threshold	absolute value		9	18	µA
I _{IR_SHORT}	IRx pin short circuit diagnostic threshold	absolute value	280	380		µA
t _{ERR_DEB1}	Error tolerance after enabling a channel ⁸	V _{ENA} >V _{ENA_ON} , V _{IR} <V _{IR_DIS}		64		µs
t _{ERR_DEB2}	Additional debouncing time in case of Error Detection during Operation ¹	New error detected		4		µs
t _{ERR_REDIAIG}	Re-Diagnosis time out in case of error detection	ERR present, SiLM4228x operated undimmed ⁹	4.1	5.9	9.1	ms

Single LED Short Detection

I _{SLS_REF}	Source current on SLS_REF		40			µA
Ratios _{SLS}	Ratio between Single LED short voltage and Voltage on the SLS_REF		10			
V _{SLS_EN_H}	Single LED detection enable threshold high		3			V
V _{SLS_EN_L}	Single LED detection enable threshold low		1			V

- 1). Not tested in production
- 2). In case of LED or IR short circuit, the average input current also depends on the configured current and the re-diagnostic duty cycle.
- 3). Parallel operation of LEDxA/B is possible to reduce drop voltage
- 4). 2:1 divider at ENA to IR reference
- 5). An unused channel may be disabled by connecting to VS via a suitable resistor
- 6). Disable propagation delay of a channel is typical <1µs
- 7). Threshold is related to nominal current generated at IRx input. This diagnosis is active for V_{VS} higher than V_{VS_DIAGx}
- 8). Startup of a channel is performed within this time
- 9). Dimming the erroneous channel resets the according channels re-diagnostic cycle, thus a re-diagnostic is performed with the next enabling of the channel

TYPICAL PERFORMANCE CHARACTERISTICS

$T_A=25^\circ\text{C}$, unless otherwise specified




Figure 4. TBD




Figure 5. TBD

FUNCTION DESCRIPTION

SiLM42280/81/82/83 family devices provide independent triple linear current controller for LED driving, which can optionally be operated in parallel for higher current requirements. These family members support individual current configuration and independent digital PWM dimming per channel. Various diagnostic features are provided to meet automotive requirements, together with a communication interface named "RUN" to link ICs to generate more than three channels. ICs linked in this way can be operated as a combined cluster of drivers, turning on and off in parallel (e.g. turning all drivers off in case of hardware failures).

LED Driver

High side drivers for LED_x provide the current configured by the according IR_x pin, reproducing the IIR_x with a typical amplification factor of 960:1.

To handle the high power that is typically generated in linear LED drivers, the SiLM42280/81/82/83 device family offers an advanced power distribution feature. The channels current is regulated as a sum of currents in LEDxA and LEDxB. The priority output LEDxB drives the current as long as the voltage headroom allows to. Afterwards the bypass output LEDxA is activated to deliver the remaining current flow.

IR Driver

The interface IR_x is used to configure the current for the corresponding LEDxA/B channel. By connecting the IR_x pin with a resistor, R_{IRx}, to GND potential, the current flow out of IR_x is multiplied to LEDxA/B by a factor of typical 960:1.

Digital dimming can be applied to IR_x by setting V_{IRX}>V_{IR_DIS}. A simple option to control the current is to switch the GND connection of R_{IRx} by a micro-controller port, a low level drives the current out of IR_x, the high level disables the according channel.

Various factors influence the reference voltage driven to IR as an output as shown in Figure 6. In nominal case (typical junction temperature, V_{ENA}>3V), the internal reference is used. The lowest reference applied to the amplifier is used to regulate V_{IR}.




Figure 6. IR Reference

In case that less than three current drivers are needed, the internal clamping as shown in Figure 6 allows to connect the IRx input to VS directly by a resistor of typical $100\text{k}\Omega$. Note that this resistor will contribute to the overall sleep mode or standby current of the application.

Connecting the IRx inputs statically to other supply voltages higher than V_{IR_DIS} is also possible to effectively disable the according channel. The maximum supply voltage to turn IRx off may be restricted by the clamping voltage at this pin, see parameter V_{IR_CLMP} .




Figure 7. Internal Temperature Derating

The internal reference derating function implemented is rather tolerant to allow external configuration of derating by the user. It typically starts to derate the internal reference at $T_J = 139^\circ\text{C}$, falling with typical -26.7mV/K beyond this temperature. The range of operating SiLM4228x with external reference or external derating is shown in Figure 7.

It is possible to use a temperature dependent resistor divider at ENA to realize an external derating function and shut down. In the range of typical 3V down to V_{ENA_OFF} , the reference voltage to drive IRx is $V_{ENA}/2$. Falling below V_{ENA_OFF} disables the SiLM4228x and restarting with V_{ENA_ON} .

SLM Interface

The SLM pin can be used to distinguish between Single Lamp Mode or Failure Feedback Mode (FFM). The basic setup of this pin is shown in Figure 8.

Single Lamp Mode is characterized by switching all channels off in case of a single failure on any channel. This behavior allows a network of LEDs to behave in a comparable manner to single bulb lamp. Other SiLM4228x devices should be connected by RUN to each other to allow switching other ICs to standby mode as well. To operate SiLM4228x in single lamp mode, the SLM pin has to be left open, thus the voltage level V_{SLM} exceeds V_{SLM_HIGH} .

Failure Feedback Mode (FFM) is used to provide status feedback to some external circuitry, for example a microcontroller or a body control module. In this mode operation, a failure channel can be indicated, thus the other channels are not affected by the error detection and remain operated. This mode can as well be used in case of applications for which the diagnostics of channels must not affect other channels.

To use SiLM4228x in FFM, it is recommended to use a bipolar external device and connect its base to SLM. The threshold V_{SLM_HIGH} is high enough to detect SLM as being held low by the base-emitter voltage of the external bipolar device.

Note that RUN is switched to low in this case as well, thus a direct connection to other SiLM4228x is not recommended in FFM.

FFM can also be achieved by connecting SLM directly to GND if channels shall be made independent of each other.




Figure 8. SLM Configuration

During “Active, Failure Feedback Mode”, a 4-bit pulse width modulated (PWM) signal is provided at the SLM output to determine which channels are failing. This protocol is repeated typically every 256 μ s (typical 16 μ s bit-time), representing the actual ERR[2:0] state at the start of the PWM cycle.

The falling edge at SLM between typical 56.3% and 93.8% represents the ERR[2:0] register status (only for enabled channels since disabled channels or channels without failure are treated as ‘0’ in this PWM, see Table 1. A potential failure flag remains stored internally for re-diagnosis). Furthermore, in case no error is detected by SiLM4228x (e.g. state “Active Mode, Normal Operation”), SLM is continuously driven ‘low’.

If all channels are disabled during FFM by IR dimming, SLM provides a static ‘high’ level (all ERR[2:0] entries are blanked by dimming). If the ‘off’ condition at IR is applied to a channel for typical >64ms, the according entry in ERR[2:0] register will be reset.

For physical layer implementation, make sure the output level is limited to avoid detection of SLM operating mode, for example, by using an external NPN bipolar transistor on each SiLM4228x like shown in Figure 8.

Table 1. PWM Duty Cycle for State “Active, Failure Feedback Mode”

PWM Duty Cycle	ERR[2], Channel LEDx3	ERR[1], Channel LEDx2	ERR[0], Channel LEDx1
100%	0	0	0
93.8%	0	0	1
87.5%	0	1	0
81.3%	0	1	1
75.0%	1	0	0
68.8%	1	0	1
62.5%	1	1	0
56.3%	1	1	1

Note, Digital ‘0’ represents either correct operation at LEDx or disabled channels ($V_{IRx} > V_{IR_DIS}$).

Here are two examples for the PWM duty cycle and the LED failures.

- Example 1: Channel LEDx2 failure detection (all channels enabled). ERR[2:0] = ‘010’ (no failures blanked by dimming at IRx), and PWM Duty cycle is 87.5%
- Example 2: Channel LEDx2 and LEDx3 failure detection (channel LEDx2 disabled). Since the failure at channel 2 is blanked by dimming, the relevant register value becomes ‘100’, and PWM Duty cycle is 75.0%.

RUN Interface and Diagnostics

Diagnostic features provided in SiLM4228x include the monitoring of

- High resistive IRx drivers for each channel (e.g. in case of “open” connection for any of the connected devices)
 - Short circuit at IRx drivers to GND for each channel
 - Short circuit of LEDxA/B to GND for each channel (checking for a static threshold of V_{LEDx_SHORT})
 - Open LEDxA connections for each channel (SiLM4228x family members provide different open diagnostic enable thresholds, V_{VS_DIAGx} , to enable this monitor, thus avoiding wrong ‘OPEN’ error detection in case that V_{VS} is lower than the forward voltage of the LEDs (V_{LED})).
 - Single LED short detection
 - Internal junction over temperature (disabling all channels).
 - VS voltage monitoring for under voltage (providing defined behavior for slow supply ramping)

The driver “OPEN” detection is relative to the actual current configured at IRx. This detection is active if the supply V_{vs} is higher than V_{vs} DIAG_x , which is a family member specific threshold.

If an error at any of the channels is detected, it is stored for selective re-diagnosis. Dimming at either ENA or V_{IR} does not delete this information. A diagnosis cycle showing removal of the erroneous conditions, VS under-voltage or permanent disable of all failing channels via IR input resets the stored flag(s) to '0'.

Erroneous channels can be deactivated and removed from state consideration by setting the according $V_{IRx} > V_{IR_DIS}$. Once the disable request exceeds a length of typical 64ms (in any mode other than Sleep Mode or VS reset), the channel will no longer be considered for SLM or FFM state. In this way, e.g. a SLM application may be re-enabled (without the erroneous channel).

Re-diagnosis in case of continuous operation is performed on a regular time-basis of t_{ERR_REDIAG} to allow replacement of defect loads / LEDs for such applications.

A loss of VS connection for a single SiLM4228x is propagated via RUN being set to low, as well as for ENA being "low" (e.g. in case of "OPEN" failure at ENA).
















Figure 9. RUN Interface

The basic structure of the RUN interface is shown in Figure 9. The purpose of the RUN bus is to form a direct connection to other family members SiLM4228x or local circuitry, preferably on the same PCB. In that case or if RUN is unused, the components C_{RUN} and R_{RUN_PU} may be omitted. They are recommended to protect the bus for additional requirements (e.g. EMC). The interface itself is not suitable for usage in a wiring harness without adequate protective measures.

The limits for usable values for CRUN and RRUN_PU are given by the tolerable delay at startup or from standby together with the current limitation for the RUN interface. Furthermore, RRUN_PU can contribute to sleep mode current consumption due to RUN being driven active low in this case.

LED Fault Summary

Case1	Case2	Case3	Case4
			
LED Short to GND Fault	LED Short to GND Fault	LED Short to GND Fault	LED Short to GND Fault
Case5	Case6	Case6	Case8
			
LED Open Fault	No Fault	LED Open Fault	LED Open Fault
Case5	Case6	Case6	Case8
			
Single LED Short	Single LED Short	LED Open Fault	No Fault

Single LED Fault Detection

The SiLM4228x support single LED fault detection. the SLS_EN pin can be used to enable or disable this function. When the SLS_EN is high, the single LED fault detection is enabled. And when the SLS_EN is floating or connected to ground, the single LED fault detection function is disable.

The SLS_REF is used to program the single LED fault detection threshold. connecting a resistor between SLS_REF and ground to set the threshold.

$$V_{SLS_FT} [V] = \text{RATIO}_{SLS} \times R_{SLS} [\Omega] \times I_{SLS_REF} [\mu A]$$

Here:

V_{SLS_FT} is the single LED short detection threshold

RATIO_{SLS} is the ratio between Single LED short voltage and the voltage on the SLS_REF, typical is 10

R_{SLS} is the resistor between the SLS_REF and ground.

I_{SLS_REF} is the source current on the SLS_REF, typical is 40 μA

STATE DIAGRAM




Figure 10. State Diagram of SiLM4228x

APPLICATION TOPOLOGIES

Various application topologies and use cases are supported by SiLM42280/81/82/83.

Basic Application Topology




Figure 11. Basic Topology

Figure 11 shows the basic topology application. The basic features are

- Permanent operation of all LED strings
- Individual current configuration for each LED String
- Channels diagnostic does not interfere between channels (FFM mode used - see SLM pin and RUN pin open)
- Capacitors at the LED loads are used to improve PSRR of the circuit

Basic Micro-Controller RGB Application




Figure 12. Micro-Controller RGB Topology

RGB driving is possible using the individual current configuration per channel of the LEDs via IR. An additional Micro-Controller drives the resistors to GND (enable of channel) or to its supply (disable of channel).

- External controller provides color mixtures by dimming at either IR1,2,3 or ENA.
- Optionally, instead of digital signals, an analog reference can be generated by the controllers DAC to the ENA pin.
- Diagnostic feedback is provided from SLM by failure-feedback mode, indicating potential issues for a channel via PWM signal.

In this way, redundancy can be built for the colors, compensating a single channel fail with another LED string.

Application with Single LED Short Detection




Figure 13. Single LED Short Detection Enabled Topology

Figure 13 shows the single LED short detection enable topology application. The features are

- SLS_REF to set the single LED short detection voltage.
- Capacitors at the LED loads are used to improve PSRR of the circuit

Six Channel Cluster and Supply Dimming




Figure 14. Six Channel Cluster Application

Figure 14 shows a six-channel cluster that has following features:

- Digital Dimming via supply line is possible. ICs remain powered by reverse polarity protection and input capacitors, consuming only very low sleep mode currents.
- Single Lamp Mode (SLM) is configured, deactivating all LEDs in case of a single channel failure on any LED Output. RUN connection is used to propagate the information between ICs, imitating the failing behavior of a bulb if necessary.
- Thermal management resistors are applied to distribute the power on the PCB

Thermal Management and Parallel Operation





Figure 15. Thermal Optimization Application

Figure 15 shows a thermal optimization application. In this setup more thermal handling options are presented:

- Thermal shunts at LEDxB are used for power distribution on the PCB
- Temperature depending divider at ENA provides derating, if the divided voltage falls below the internal reference of SiLM4228x/
- Parallel operation of two channels to increase output current
- A fail-indicator LED is connected to RUN, which may be useful to identify defect PCBs
- Capacitors parallel to loads improve PSRR and thus the life-time of the LEDs in case of e.g. ESD events

PACKAGE CASE OUTLINES



Description	Symbol	mm			inch		
		min	typ	max	min	typ	max
Package height	A	--	--	1.75	--	--	0.067
Stand off	A1	0.00	--	0.15	0.000	--	0.006
Package body thickness	A2	1.25	--	--	0.049	--	--
Width of terminal leads, inclusive lead finish	b	0.31	--	0.51	0.012	--	0.020
Thickness of terminal leads, inclusive lead finish	c	0.10	--	0.25	0.004	--	0.010
Package length	D	9.90 BSC			0.390 BSC		
Exposed pad length	D1	2.290	2.540	2.800	0.090	0.100	0.110
Package width	E	6.00 BSC			0.236 BSC		
Package body width	E1	3.90 BSC			0.154 BSC		
Exposed pad width	E2	1.780	2.030	2.290	0.070	0.080	0.090
Lead pitch	e	1.27 BSC			0.050 BSC		
Length of terminal for soldering to substrate	L	0.4	--	1.27	0.016	--	0.050
body chamfer (45 °)	h	0.25	--	0.50	0.010	--	0.020
Angle of lead mounting area	phi [°]	0	--	8	0	--	8
mold release angle	phi1 [°]	5	--	15	5	--	15
Number of terminal positions	N	16			16		

Note: the mm values are valid, the inch values contains rounding errors

Figure 16. SOP16-EP Outline Dimensions

REVISION HISTORY

Note: page numbers for previous revisions may differ from page numbers in current version

Page or Item	Subjects (major changes since previous revision)
Preliminary Datasheet Rev 0.1: 2022-04-21	
Whole document	Rev 0.1 initial preliminary datasheet released