

Model Name: T315XW06 V3 SKD

Issue Date : 2011/02/10

() Preliminary Specifications

(*) Final Specifications

Customer Signature	Date	AUO	Date
Approved By		Approval By PM Director Yen Ting Chiu <i>Yen Ting Chiu</i>	<i>2011 5/26</i>
Note		Reviewed By RD Director Eugene CC Chen <i>Eugene Chen</i>	<i>2011 5/25</i>
		Reviewed By Project Leader Alain Wu <i>Alain Wu.</i>	
		Prepared By PM Janna Huang <i>Janna Huang</i>	<i>5/2, 2011</i>

Contents

No		
		CONTENTS
		RECORD OF REVISIONS
1		GENERAL DESCRIPTION
2		ABSOLUTE MAXIMUM RATINGS
3		ELECTRICAL SPECIFICATION
	3-1	ELECTRICAL CHARACTERISTICS
	3-2	INTERFACE CONNECTIONS
	3-3	SIGNAL TIMING SPECIFICATION
	3-4	SIGNAL TIMING WAVEFORMS
	3-5	COLOR INPUT DATA REFERENCE
	3-6	POWER SEQUENCE
	3-7	BACKLIGHT SPECIFICATION
4		OPTICAL SPECIFICATION
5		MECHANICAL CHARACTERISTICS
6		RELIABILITY TEST ITEMS
7		INTERNATIONAL STANDARD
	7-1	SAFETY
	7-2	EMC
8		PACKING
	8-1	DEFINITION OF LABEL
	8-2	PACKING METHODS
	8-3	PALLET AND SHIPMENT INFORMATION
9		PRECAUTIONS
	9-1	MOUNTING PRECAUTIONS
	9-2	OPERATING PRECAUTIONS
	9-3	ELECTROSTATIC DISCHARGE CONTROL
	9-4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE
	9-5	STORAGE
	9-6	HANDLING PRECAUTIONS FOR PROTECT FILM

Record of Revision

Version	Date	Page	Description
0.1	2010/12/25		First release
1.0	2011/02/10	19	Update open cell drawing

1. General Description

This specification applies to the 31.5 inch Color TFT-LCD SKD T315XW06 V3. This LCD module has a TFT active matrix type liquid crystal panel 1,366 x 768 pixels, and diagonal size of 31.5 inch. This module supports 1,366 x 768 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.

The T315XW06 V3 has been designed to apply the 8-bit 1 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important.

- **General Information**

Items	Specification	Unit	Note
Active Screen Size	31.5	inch	
Display Area	697.685 (H) x 392.256(V)	mm	
Outline Dimension	735.4 (H) x 433.8 (V) x 10.8 (D)	mm	
Driver Element	a-Si TFT active matrix		
Display Colors	8 bit, 16.7M	color	
Number of Pixels	1,366 x 768	pixel	
Pixel Pitch	0.51075	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze=2%

2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vcc	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST	--	65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39°C and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40°C or less. At temperatures greater than 40°C, the wet bulb temperature must not exceed 39°C.

Note 3: Surface temperature is measured at 50°C Dry condition



3. Electrical Specification

The T315XW06 V3 Open Cell Unit requires power input which is employed to power the LCD electronics and to drive the TFT array and liquid crystal.

3-1 Electrical Characteristics

3.1.1: DC Characteristics

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max		
LCD							
Power Supply Input Voltage (for input power=12V)		V_{DD}	10.8	12	13.2	V_{DC}	
Power Supply Input Current		I_{DD}	--	0.26	0.33	A	1
Inrush Current		I_{RUSH}	--	--	3	A	2
LVDS Interface	Input Differential Voltage	$ V_{ID} $	200	400	600	mV_{DC}	3
	Differential Input High Threshold Voltage	V_{TH}	+100	--	+300	mV_{DC}	3
	Differential Input Low Threshold Voltage	V_{TL}	-300	--	-100	mV_{DC}	3
	Input Common Mode Voltage	V_{ICM}	1.1	1.25	1.4	V_{DC}	3
CMOS Interface	Input High Threshold Voltage	V_{IH} (High)	2.7	--	3.3	V_{DC}	5
	Input Low Threshold Voltage	V_{IL} (Low)	0	--	0.6	V_{DC}	5

3.1.2: AC Characteristics


Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max		
LVDS Interface	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%	--	Fclk +3%	MHz	7
	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30	--	200	KHz	7
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5	-- --	0.4 0.5	ns	8

Note :


1. Test Condition:

- (1) $V_{DD} = 12.0V$
- (2) $F_v = 60 \text{ Hz}$
- (3) $F_{clk} = \text{Max freq.}$
- (4) Temperature = 25 °C
- (5) Typ. Input current : White Pattern
Max. Input current: Heavy loading pattern defined by AUO


2. Measurement condition : Rising time = 400us



3. $V_{ICM} = 1.25V$




4. The measure points of V_{IH} and V_{IL} are in LCM side after connecting the System Board and LCM.
5. Input Channel Pair Skew Margin




Note: $x = 0, 1, 2, 3, 4$

6. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures



7. Receiver Data Input Margin

Parameter	Symbol	Rating			Unit	Note
		Min	Type	Max		
Input Clock Frequency	Fclk	Fclk (min)	--	Fclk (max)	MHz	$T=1/Fclk$
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns	
Input Data Position1	tRIP0	$T/7- tRMG $	$T/7$	$T/7+ tRMG $	ns	
Input Data Position2	tRIP6	$2T/7- tRMG $	$2T/7$	$2T/7+ tRMG $	ns	
Input Data Position3	tRIP5	$3T/7- tRMG $	$3T/7$	$3T/7+ tRMG $	ns	
Input Data Position4	tRIP4	$4T/7- tRMG $	$4T/7$	$4T/7+ tRMG $	ns	
Input Data Position5	tRIP3	$5T/7- tRMG $	$5T/7$	$5T/7+ tRMG $	ns	
Input Data Position6	tRIP2	$6T/7- tRMG $	$6T/7$	$6T/7+ tRMG $	ns	




3-2 Interface Connections

- LCD connector: 196337-30041-3 (P-TWO, FFC connector)

PIN	Symbol	Description
1	V _{DD}	Power Supply, +12V DC Regulated
2	V _{DD}	Power Supply, +12V DC Regulated
3	V _{DD}	Power Supply, +12V DC Regulated
4	V _{DD}	Power Supply, +12V DC Regulated
5	GND	Ground
6	GND	Ground
7	GND	Ground
8	GND	Ground
9	LVDS_SEL	Open/High(3.3V) for NS, Low(GND) for JEIDA
10	N.C.	AUO Internal Use Only
11	GND	Ground
12	CH1_0-	LVDS Channel 1, Signal 0-
13	CH1_0+	LVDS Channel 1, Signal 0+
14	GND	Ground
15	CH1_1-	LVDS Channel 1, Signal 1-
16	CH1_1+	LVDS Channel 1, Signal 1+
17	GND	Ground
18	CH1_2-	LVDS Channel 1, Signal 2-
19	CH1_2+	LVDS Channel 1, Signal 2+
20	GND	Ground
21	CH1_CLK-	LVDS Channel 1, Clock -
22	CH1_CLK+	LVDS Channel 1, Clock +
23	GND	Ground
24	CH1_3-	LVDS Channel 1, Signal 3-
25	CH1_3+	LVDS Channel 1, Signal 3+
26	GND	Ground
27	N.C.	AUO Internal Use Only
28	N.C.	AUO Internal Use Only
29	N.C.	AUO Internal Use Only
30	GND	Ground


Note: N.C. : please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).

● LVDS Option = High/Open → NS



Note: x = 1, 2, 3, 4...

● LVDS Option = Low → JEIDA



Note: x = 1, 2, 3, 4...

3-3 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Signal	Item	Symbol	Min.	Typ.	Max	Unit
Vertical Section	Period	Tv	784	810	1015	Th
	Active	Tdisp (v)	768			Th
	Blanking	Tblk (v)	16	42	247	Th
Horizontal Section	Period	Th	1460	1648	2000	Tclk
	Active	Tdisp (h)	1366			Tclk
	Blanking	Tblk (h)	94	282	634	Tclk
Clock	Frequency	Fclk=1/Tclk	50	80	86	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	43	48	53	KHz

Notes:

(1) Display position is specific by the rise of DE signal only.


Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.

(2) Vertical display position is specified by the rise of DE after a “Low” level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.

(3) If a period of DE “High” is less than 1,366 DCLK or less than 768 lines, the rest of the screen displays black.

(4) The display position does not fit to the screen if a period of DE “High” and the effective data period do not synchronize with each other.

3-4 Signal Timing Waveforms



3-5 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

● **Color Data Reference**


Color		Input Color Data																							
		RED								GREEN								BLUE							
		MSB				LSB				MSB				LSB				MSB				LSB			
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
G	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
B	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

3-6 Power Sequence for LCD



Parameter	Values			Unit
	Min.	Type.	Max.	
t1	0.4	---	30	ms
t2	0.1	---	150	ms
t3	450	---	---	ms
t4	0 ⁺¹	---	---	ms
t5	0	---	---	ms
t6	---	---	--- ^{*2}	ms
t7	500	---	---	ms
t8	10 ^{*3}	---	50	ms
t9	0	---	---	ms


Note:

- (1) t4=0 : concern for residual pattern before BLU turn off.
- (2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3) When CMOS Interface signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.

4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of ϕ and θ equal to 0°.

Fig 1 presents additional information concerning the measurement equipment and method.



Parameter	Symbol	Values			Unit	Notes	
		Min.	Typ.	Max			
Contrast Ratio	CR	2,400	3,000	--	--	1	
Surface Luminance (White)	L_{WH}	280	350	--	cd/m ²	2	
Luminance Variation	$\delta_{WHITE(9P)}$	--	--	1.33	--	3	
Response Time (G to G)	T_{γ}	--	6.5	--	ms	4	
Color Gamut	NTSC	--	72	--	%	--	
Color Coordinates	Red	R_x	Typ.-0.03	0.64	Typ.+0.03	--	--
		R_y		0.33		--	--
	Green	G_x		0.31		--	--
		G_y		0.62		--	--
	Blue	B_x		0.15		--	--
		B_y		0.06		--	--
	White	W_x		0.280		--	--
	W_y	0.290	--	--			
Viewing Angle	x axis, right($\phi=0^\circ$)	θ_r	--	89	--	degree	5
	x axis, left($\phi=180^\circ$)	θ_l	--	89	--	degree	5
	y axis, up($\phi=90^\circ$)	θ_u	--	89	--	degree	5
	y axis, down ($\phi=270^\circ$)	θ_d	--	89	--	degree	5

※ The optical date are measured from AUO T315XW06 V3 module and it is only for reference.

It depends on customer's backlight design

Note:

1. Contrast Ratio (CR) is defined mathematically as:

$$\text{Contrast Ratio} = \frac{\text{Surface Luminance of } L_{on5}}{\text{Surface Luminance of } L_{off5}}$$

2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. LED current I_F = typical value (without driver board), LED input $V_{DDB} = 24V$, I_{DDB} = Typical value (with driver board), $L_{WH} = L_{on5}$ where L_{on5} is the luminance with all pixels displaying white at center 5 location.

3. The variation in surface luminance, δ_{WHITE} is defined (center of Screen) as:

$$\delta_{WHITE(9P)} = \frac{\text{Maximum}(L_{on1}, L_{on2}, \dots, L_{on9})}{\text{Minimum}(L_{on1}, L_{on2}, \dots, L_{on9})}$$

4. Response time T_γ is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on $F_v=60Hz$ to optimize.

Measured Response Time		Target				
		0%	25%	50%	75%	100%
Start	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	

T_γ is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright)" and "any level of gray(dark)".

Any level of gray (Bright) Any level of gray (Dark) Any level of gray (Bright)






FIG. 2 Luminance





5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

FIG.3 Viewing Angle



5. Open Cell Drawing





REV	DATE	BY	CHK	APP	DESCRIPTION
1.0	11/11	W007	W007	W007	INITIAL RELEASE

ITEM NO.	QTY	DESCRIPTION	UNIT	REMARK
1	1	ASSY SEMI MODULE	PCB	
2	1	ASSY SEMI MODULE	PCB	
3	1	ASSY SEMI MODULE	PCB	
4	1	ASSY SEMI MODULE	PCB	
5	1	ASSY SEMI MODULE	PCB	
6	1	ASSY SEMI MODULE	PCB	
7	1	ASSY SEMI MODULE	PCB	
8	1	ASSY SEMI MODULE	PCB	
9	1	ASSY SEMI MODULE	PCB	
10	1	ASSY SEMI MODULE	PCB	
11	1	ASSY SEMI MODULE	PCB	
12	1	ASSY SEMI MODULE	PCB	
13	1	ASSY SEMI MODULE	PCB	
14	1	ASSY SEMI MODULE	PCB	
15	1	ASSY SEMI MODULE	PCB	
16	1	ASSY SEMI MODULE	PCB	
17	1	ASSY SEMI MODULE	PCB	
18	1	ASSY SEMI MODULE	PCB	
19	1	ASSY SEMI MODULE	PCB	
20	1	ASSY SEMI MODULE	PCB	
21	1	ASSY SEMI MODULE	PCB	
22	1	ASSY SEMI MODULE	PCB	
23	1	ASSY SEMI MODULE	PCB	
24	1	ASSY SEMI MODULE	PCB	
25	1	ASSY SEMI MODULE	PCB	
26	1	ASSY SEMI MODULE	PCB	
27	1	ASSY SEMI MODULE	PCB	
28	1	ASSY SEMI MODULE	PCB	
29	1	ASSY SEMI MODULE	PCB	
30	1	ASSY SEMI MODULE	PCB	
31	1	ASSY SEMI MODULE	PCB	
32	1	ASSY SEMI MODULE	PCB	
33	1	ASSY SEMI MODULE	PCB	
34	1	ASSY SEMI MODULE	PCB	
35	1	ASSY SEMI MODULE	PCB	
36	1	ASSY SEMI MODULE	PCB	
37	1	ASSY SEMI MODULE	PCB	
38	1	ASSY SEMI MODULE	PCB	
39	1	ASSY SEMI MODULE	PCB	
40	1	ASSY SEMI MODULE	PCB	
41	1	ASSY SEMI MODULE	PCB	
42	1	ASSY SEMI MODULE	PCB	
43	1	ASSY SEMI MODULE	PCB	
44	1	ASSY SEMI MODULE	PCB	
45	1	ASSY SEMI MODULE	PCB	
46	1	ASSY SEMI MODULE	PCB	
47	1	ASSY SEMI MODULE	PCB	
48	1	ASSY SEMI MODULE	PCB	
49	1	ASSY SEMI MODULE	PCB	
50	1	ASSY SEMI MODULE	PCB	
51	1	ASSY SEMI MODULE	PCB	
52	1	ASSY SEMI MODULE	PCB	
53	1	ASSY SEMI MODULE	PCB	
54	1	ASSY SEMI MODULE	PCB	
55	1	ASSY SEMI MODULE	PCB	
56	1	ASSY SEMI MODULE	PCB	
57	1	ASSY SEMI MODULE	PCB	
58	1	ASSY SEMI MODULE	PCB	
59	1	ASSY SEMI MODULE	PCB	
60	1	ASSY SEMI MODULE	PCB	
61	1	ASSY SEMI MODULE	PCB	
62	1	ASSY SEMI MODULE	PCB	
63	1	ASSY SEMI MODULE	PCB	
64	1	ASSY SEMI MODULE	PCB	
65	1	ASSY SEMI MODULE	PCB	
66	1	ASSY SEMI MODULE	PCB	
67	1	ASSY SEMI MODULE	PCB	
68	1	ASSY SEMI MODULE	PCB	
69	1	ASSY SEMI MODULE	PCB	
70	1	ASSY SEMI MODULE	PCB	
71	1	ASSY SEMI MODULE	PCB	
72	1	ASSY SEMI MODULE	PCB	
73	1	ASSY SEMI MODULE	PCB	
74	1	ASSY SEMI MODULE	PCB	
75	1	ASSY SEMI MODULE	PCB	
76	1	ASSY SEMI MODULE	PCB	
77	1	ASSY SEMI MODULE	PCB	
78	1	ASSY SEMI MODULE	PCB	
79	1	ASSY SEMI MODULE	PCB	
80	1	ASSY SEMI MODULE	PCB	
81	1	ASSY SEMI MODULE	PCB	
82	1	ASSY SEMI MODULE	PCB	
83	1	ASSY SEMI MODULE	PCB	
84	1	ASSY SEMI MODULE	PCB	
85	1	ASSY SEMI MODULE	PCB	
86	1	ASSY SEMI MODULE	PCB	
87	1	ASSY SEMI MODULE	PCB	
88	1	ASSY SEMI MODULE	PCB	
89	1	ASSY SEMI MODULE	PCB	
90	1	ASSY SEMI MODULE	PCB	
91	1	ASSY SEMI MODULE	PCB	
92	1	ASSY SEMI MODULE	PCB	
93	1	ASSY SEMI MODULE	PCB	
94	1	ASSY SEMI MODULE	PCB	
95	1	ASSY SEMI MODULE	PCB	
96	1	ASSY SEMI MODULE	PCB	
97	1	ASSY SEMI MODULE	PCB	
98	1	ASSY SEMI MODULE	PCB	
99	1	ASSY SEMI MODULE	PCB	
100	1	ASSY SEMI MODULE	PCB	

DATE	DESCRIPTION
2010/08/21	37 CHIE

DATE	DESCRIPTION
2010/08/21	37 CHIE

6. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60°C, 300hrs
2	Low temperature storage test	3	-20°C, 300hrs
3	High temperature operation test	3	50°C, 300hrs
4	Low temperature operation test	3	-5°C, 300hrs
5	Vibration test (non-operation)	3	Wave form : random Vibration level : 1.0G RMS Bandwidth: 10-300Hz Duration: X, Y, Z 10min One time for each direction
6	Shock test (non-operation)	3	Shock level: 50G Waveform: half sine wave, 11ms Direction: ±X, ±Y, ±Z, One time each direction
7	Vibration test (With carton)	5	Random wave (1.05 G RMS, 10-200Hz) 10mins/ each X,Y,Z axes
8	Drop test (With carton)	5	Height: 30.5 cm 1 corner, 3 edges, 6 surfaces (ASTM-D5276)

Note: Test item 1~4 RA tests are done on AUO T315XW06 V3 panels.


3. Packing

Open cell shipping label (35*7mm)




1. S/N Number
2. Grade
3. Manufacture Fab.
4. Manufactured date
5. Model name

Carton Label:



Packing Process:



Carton : 1130(L)mm*790(W)mm*245(H)mm

Pallet : 1150mm*840mm*138mm

8. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD Open Cell unit.

8-1 MOUNTING PRECAUTIONS

- (1) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the cell. And the frame on which a cell is mounted should have sufficient strength so that external force is not transmitted directly to the cell.
- (2) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to resist external force.
- (3) You should adopt radiation structure to satisfy the temperature specification.
- (3) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (4) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (5) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (6) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (7) Do not open the case because inside circuits do not have sufficient strength.

8-2 OPERATING PRECAUTIONS

- (1) The open cell unit listed in the product specification sheets was designed and manufactured for TV application
- (2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage:
 $V = \pm 200\text{mV}$ (Over and under shoot voltage)
- (3) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (4) Brightness depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

8-3 ELECTROSTATIC DISCHARGE CONTROL

Since a open cell unit is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

8-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

8-5 STORAGE

When storing open cell units as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the open cell unit to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

8-6 HANDLING PRECAUTIONS FOR PROTECTION FILM OF POLARIZER

The protection film of polarizer is still attached on the surface as you receive open cell units. When the protection film is peeled off, static electricity is easily generated on the polarizer surface. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.