

# Model Name: T320HVN05.2

## Issue Date : 2013/11/01

## (\*)Preliminary Specifications

## ()Final Specifications

Customer Signature	Date	AUO	Date	
Approved By		Approval By PM Director Tsang Kalai-Shang		
Note		Reviewed By RD Director Reviewed By Project Leader		
		Prepared By PM Blaine Huang		



## CONTENTS

1.	GEN	ERAL DESCRIPTION	4
2.	ABS	OLUTE MAXIMUM RATINGS	5
3.	ELE	CTRICAL SPECIFICATION	
	3.1	ELECTRICAL CHARACTERISTICS	
	3.1.1		
	3.1.2		
	3.1.3		
	3.2	INTERFACE CONNECTIONS	
	3.2.1		
	3.2.2		
	3.2.3		
	3.3	SIGNAL TIMING WAVEFORMS	
	3.4	COLOR INPUT DATA REFERENCE	
	3.5	POWER SEQUENCE FOR LCD	
	3.6	VCOM ADJUST SOP	
	3.6.1		
	3.6.2		
	3.6.3		
	3.6.4	0	
	3.6.5	Interval of Step to Step	17
4.	ОРТ	ICAL SPECIFICATION	
5.	MEC	CHANICAL CHARACTERISTICS	22
6.	PAC	KING	24
7.	PRE	CAUTIONS	26
	7.1	MOUNTING PRECAUTIONS	26
	7.2	OPERATING PRECAUTIONS	26
	7.3	ELECTROSTATIC DISCHARGE CONTROL	26
	7.4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE	27
	7.5	STORAGE	27
	7.6	HANDLING PRECAUTIONS FOR PROTECTION FILM OF POLARIZER	27



## **RECORD OF REVISION**

Version	Date	Page	Description
0.0	2013/10/28		First release
0.1	2013/11/01	18	Contrast Ratio
		18	Color Chromaticity
		22	Mechanical Characteristics has been modified tolerance.



### **1. General Description**


This specification applies to the 32 inch Color TFT-LCD SKD model T320HVN05.2. This Open Cell Unit has a TFT active matrix type liquid crystal panel 1,920x1,080 pixels, and diagonal size of 32 inch. This Open Cell Unit supports 1,920x1,080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.

## \* General Information

Items	Specification	Unit	Note
Active Screen Size	32	inch	
Display Area	698.4 (H) x 392.85 (V)	mm	
Outline Dimension	708.4 (H) x 439.3 (V) x 1.4 (D)	mm	
Cell Dimension	708.4 (H) x 405.4 (V) x 1.4(D)	mm	D: cell thickness
Driver Element	a-Si TFT active matrix		
Display Colors	8 bit	Colors	
Number of Pixels	1,920x1,080	Pixel	
Pixel Pitch	0.36375 (H) x 0.36375 (W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze=2%
Weight	Тур. 875	g	
Rotate Function	Unachievable		Note 1
Display Orientation	Signal input with "ABC"		Note 2

Note 1: Rotate Function refers to LCD display could be able to rotate.

Note 2: LCD display as below illustrated when signal input with "ABC".



Front side





### 2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit

Item	Symbol	Min	Мах	Unit	Conditions
Logic/LCD Drive Voltage	V <sub>DD</sub>	-0.3	14	[Volt] <sub>DC</sub>	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt] <sub>DC</sub>	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3
Electro Statistic Voltage	ESD		±2	[KV]	Note 4


Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be  $39^\circ\!\mathrm{C}$  and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of  $40^{\circ}$ C or less. At temperatures greater than  $40^{\circ}$ C, the wet bulb temperature must not exceed  $39^{\circ}$ C.

Note 3: Surface temperature is measured at 50  $^\circ\! \mathbb C$  Dry condition

Note 4: ESD protection procedure must be applied during production process; especially polarizer protection films remove process. Please directly contact AUO if module process advice is required.





## 3. Electrical Specification

The T320HVN05.2 Open Cell Unit requires power input which is employed to power the LCD electronics and to drive the TFT array and liquid crystal.

#### 3.1 Electrical Characteristics

#### 3.1.1 DC Characteristics

	Parameter	Symbol		Value	Unit	Note	
		Symbol	Min.	Тур.	Max		Unit
LCD							
Power Sup	oly Input Voltage	V <sub>DD</sub>	10.8	12	13.2	V <sub>DC</sub>	
Power Supp	oly Input Current	I <sub>DD</sub>		0.34	0.6	A	1
Power Con	sumption	Pc		4.08	7.2	Watt	1
Inrush Current		I <sub>RUSH</sub>			4	А	2
Permissible Ripple of Power Supply Input Voltage		V <sub>RP</sub>			V <sub>DD</sub> * 5%	$mV_{pk\text{-}pk}$	3
	Input Differential Voltage	V <sub>ID</sub>	200	400	600	$\mathrm{mV}_{\mathrm{DC}}$	4
LVDS	Differential Input High Threshold Voltage	V <sub>TH</sub>	+100		+300	mV <sub>DC</sub>	4
Interface	Differential Input Low Threshold Voltage	V <sub>TL</sub>	-300		-100	mV <sub>DC</sub>	4
	Input Common Mode Voltage	V <sub>ICM</sub>	1.1	1.25	1.4	V <sub>DC</sub>	4
CMOS	Input High Threshold Voltage	V <sub>IH</sub> (High)	2.7		3.3	V <sub>DC</sub>	5
Interface	Input Low Threshold Voltage	V <sub>IL</sub> (Low)	0		0.6	$V_{\text{DC}}$	5

#### 3.1.2 AC Characteristics

Parameter		Symbol		Value	Unit	Note	
	Falamelei	Symbol	Min.	Тур.	Max	Unit	Note
LVDS Interface	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	6
	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30		200	KHz	6
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5		0.4 0.5	ns	7




#### 3.1.3 DRIVER CHARACTERISTICS

Item	Symbol	Min	Max	Unit	condition
Driver Surface Temperature	DST		100	[°C]	Note

Note : Any point on the driver surface must be less than 100°C under any conditions


#### Note :

- 1. Test Condition:
  - (1)  $V_{DD} = 12.0V$
  - (2) Fv = 60Hz
  - (3) Fclk= Max freq.
  - (4) Temperature = 25 °C
  - (5) Typ. Input current : White Pattern Max. Input current: Heavy loading pattern defined by AUO
- 2. Measurement condition : Rising time = 400us



- 3. Test Condition:
  - (1) The measure point of  $V_{RP}$  is in LCM side after connecting the System Board and LCM.
  - (2) Under Max. Input current spec. condition.


**4.**  $V_{ICM} = 1.25V$ 



5. The measure points of  $V_{IH}$  and  $V_{IL}$  are in LCM side after connecting the System Board and LCM.




6. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.



7. Receiver Data Input Margin

Parameter	Symbol		Unit	Note		
Falameter	Symbol	Min	Туре	Мах	Unit	Note
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	





#### 3.2 Interface Connections

#### 3.2.1 T-Con Board Pin Map

• LCD connector: JAE FI-RE51S-HF (LVDS connector)


PIN         Symbol         Description         PIN         Symbol         Description           1         N.C.         No connection (for AUO test only. Do not connect)         26         GND or N.C.         Ground or No connection (for AUO test only. Do not connect)           2         SCL         AUO Internal Use Only (SCL - EEPROM Serial Clock)         27         N.C.         No connection (for AUO test only. Do not connect)           3         WP         (EEPROM Write Protection High(3.3V) for Writable, Open/Low(GND) for Protection)         28         CH2_0+         LVDS Channel 2, Signal           4         SDA         AUO Internal Use Only (SDA - EEPROM Serial Data)         29         CH2_0+         LVDS Channel 2, Signal           5         N.C.         No connection (for AUO test only. Do not connect)         30         CH2_1+         LVDS Channel 2, Signal           6         N.C.         No connection (for AUO test only. Do not connect)         31         CH2_1+         LVDS Channel 2, Signal           7         LVDS_SEL         Open/High(3.3V) for NS, Low(GND) for 32         CH2_2+         LVDS Channel 2, Signal           8         N.C.         Oconnection (for AUO test only. Do not connect)         33         CH2_2+         LVDS Channel 2, Signal           9         N.C.         No connection (for AUO test only. Do not connect)	
1       N.C.       connect)       26       GND or N.C.       only. Do not connect)         2       SCL       AUO Internal Use Only (SCL - EEPROM Serial Clock)       27       N.C.       No connection (for AUO test or not connect)         3       WP       AUO Internal Use Only (EEPROM Write Protection High(3.3V) for Writable, Open/Low(GND) for Protection)       28       CH2_0+       LVDS Channel 2, Signal         4       SDA       AUO Internal Use Only (SDA - EEPROM Serial Data)       29       CH2_0+       LVDS Channel 2, Signal         5       N.C.       No connection (for AUO test only. Do not connect)       30       CH2_1+       LVDS Channel 2, Signal         6       N.C.       No connection (for AUO test only. Do not connect)       31       CH2_1+       LVDS Channel 2, Signal         7       LVDS_SEL       Open/High(3.3V) for NS, Low(GND) for JEIDA       32       CH2_2+       LVDS Channel 2, Signal         8       N.C.       No connection (for AUO test only. Do not connect)       33       CH2_2+       LVDS Channel 2, Signal         9       N.C.       No connection (for AUO test only. Do not connect)       34       GND       Ground         10       N.C.       No connection (for AUO test only. Do not connect)       35       CH2_CLK+       LVDS Channel 2, Clock         11 <t< td=""><td>UO test</td></t<>	UO test
2       SCL       (SCL - EEPROM Serial Clock)       27       N.C.       not connect)         3       WP       AUO Internal Use Only (EEPROM Write Protection High(3.3V) for Writable, Open/Low(GND) for Protection)       28       CH2_0-       LVDS Channel 2, Signal         4       SDA       AUO Internal Use Only (SDA - EEPROM Serial Data)       29       CH2_0+       LVDS Channel 2, Signal         5       N.C.       No connection (for AUO test only. Do not connect)       30       CH2_1-       LVDS Channel 2, Signal         6       N.C.       No connection (for AUO test only. Do not connect)       31       CH2_1+       LVDS Channel 2, Signal         7       LVDS_SEL       Open/High(3.3V) for NS, Low(GND) for JEIDA       32       CH2_2+       LVDS Channel 2, Signal         8       N.C.       No connection (for AUO test only. Do not connect)       33       CH2_2+       LVDS Channel 2, Signal         9       N.C.       No connection (for AUO test only. Do not connect)       34       GND       Ground         10       N.C.       No connection (for AUO test only. Do not connect)       35       CH2_CLK+       LVDS Channel 2, Clock         11       GND       Ground       36       CH2_2-L       LVDS Channel 2, Clock         12       CH1_0-       LVDS Channel 1, Signal 0-	
2       SCL       (SCL - EEPROM Serial Clock)       27       N.C.       not connect)         3       WP       AUO Internal Use Only (EEPROM Write Protection High(3.3V) for Writable, Open/Low(GND) for Protection)       28       CH2_0-       LVDS Channel 2, Signal         4       SDA       AUO Internal Use Only (SDA - EEPROM Serial Data)       29       CH2_0+       LVDS Channel 2, Signal         5       N.C.       No connection (for AUO test only. Do not connect)       30       CH2_1-       LVDS Channel 2, Signal         6       N.C.       No connection (for AUO test only. Do not connect)       31       CH2_1+       LVDS Channel 2, Signal         7       LVDS_SEL       Open/High(3.3V) for NS, Low(GND) for JEIDA       32       CH2_2+       LVDS Channel 2, Signal         8       N.C.       No connection (for AUO test only. Do not connect)       33       CH2_2+       LVDS Channel 2, Signal         9       N.C.       No connection (for AUO test only. Do not connect)       34       GND       Ground         10       N.C.       No connection (for AUO test only. Do not connect)       35       CH2_CLK+       LVDS Channel 2, Clock         11       GND       Ground       36       CH2_2-L       LVDS Channel 2, Clock         12       CH1_0-       LVDS Channel 1, Signal 0-	nly. Do
3       WP       (EEPROM Write Protection High(3.3V) for Writable, Open/Low(GND) for Protection)       28       CH2_0-       LVDS Channel 2, Signal         4       SDA       AUO Internal Use Only (SDA - EEPROM Serial Data)       29       CH2_0+       LVDS Channel 2, Signal         5       N.C.       No connection (for AUO test only. Do not connect)       30       CH2_1-       LVDS Channel 2, Signal         6       N.C.       No connection (for AUO test only. Do not connect)       31       CH2_1+       LVDS Channel 2, Signal         7       LVDS_SEL       Open/High(3.3V) for NS, Low(GND) for JEIDA       32       CH2_2+       LVDS Channel 2, Signal         8       N.C.       No connection (for AUO test only. Do not connect)       33       CH2_2+       LVDS Channel 2, Signal         9       N.C.       No connection (for AUO test only. Do not connect)       33       CH2_2+       LVDS Channel 2, Signal         10       N.C.       No connection (for AUO test only. Do not connect)       34       GND       Ground         11       GND       Ground       36       CH2_CLK+       LVDS Channel 2, Clock         12       CH1_0-       LVDS Channel 1, Signal 0-       37       GND       Ground         13       CH1_0+       LVDS Channel 1, Signal 0+       38       CH2	-
3       WP       High(3.3V) for Writable, Open/Low(GND) for Protection)       28       CH2_0-       LVDS Channel 2, Signal         4       SDA       AUO Internal Use Only (SDA - EEPROM Serial Data)       29       CH2_0+       LVDS Channel 2, Signal         5       N.C.       No connection (for AUO test only. Do not connect)       30       CH2_1-       LVDS Channel 2, Signal         6       N.C.       No connection (for AUO test only. Do not connect)       31       CH2_1+       LVDS Channel 2, Signal         7       LVDS_SEL       Open/High(3.3V) for NS, Low(GND) for JEIDA       32       CH2_2+       LVDS Channel 2, Signal         8       N.C.       No connection (for AUO test only. Do not connect)       33       CH2_2+       LVDS Channel 2, Signal         9       N.C.       No connection (for AUO test only. Do not connect)       33       CH2_2+       LVDS Channel 2, Signal         10       N.C.       No connection (for AUO test only. Do not connect)       34       GND       Ground         11       GND       Ground       36       CH2_CLK+       LVDS Channel 2, Clock         11       GND       Ground       36       CH2_CLK+       LVDS Channel 2, Clock         12       CH1_0-       LVDS Channel 1, Signal 0-       37       GND       Ground	
High(3.3V) for Writable, Open/Low(GND) for Protection)       Image: Comparison of the second se	
4       SDA       AUO Internal Use Only (SDA - EEPROM Serial Data)       29       CH2_0+       LVDS Channel 2, Signal         5       N.C.       No connection (for AUO test only. Do not connect)       30       CH2_1-       LVDS Channel 2, Signal         6       N.C.       No connection (for AUO test only. Do not connect)       31       CH2_1+       LVDS Channel 2, Signal         7       LVDS_SEL       Open/High(3.3V) for NS, Low(GND) for JEIDA       32       CH2_2+       LVDS Channel 2, Signal         8       N.C.       No connection (for AUO test only. Do not connect)       33       CH2_2+       LVDS Channel 2, Signal         9       N.C.       No connection (for AUO test only. Do not connect)       33       CH2_2+       LVDS Channel 2, Signal         9       N.C.       No connection (for AUO test only. Do not connect)       34       GND       Ground         10       N.C.       No connection (for AUO test only. Do not connect)       35       CH2_CLK-       LVDS Channel 2, Clock         11       GND       Ground       36       CH2_3-       LVDS Channel 2, Clock         12       CH1_0+       LVDS Channel 1, Signal 0-       37       GND       Ground         13       CH1_0+       LVDS Channel 1, Signal 0+       38       CH2_3+       LVDS Chann	)-
4       SDA       (SDA - EEPROM Serial Data)       29       CH2_0+       LVDS Channel 2, Signal         5       N.C.       No connection (for AUO test only. Do not connect)       30       CH2_1-       LVDS Channel 2, Signal         6       N.C.       No connection (for AUO test only. Do not connect)       31       CH2_1+       LVDS Channel 2, Signal         7       LVDS_SEL       Open/High(3.3V) for NS, Low(GND) for JEIDA       32       CH2_2-       LVDS Channel 2, Signal         8       N.C.       No connection (for AUO test only. Do not connect)       33       CH2_2+       LVDS Channel 2, Signal         9       N.C.       No connection (for AUO test only. Do not connect)       33       CH2_2+       LVDS Channel 2, Signal         10       N.C.       No connection (for AUO test only. Do not connect)       34       GND       Ground         11       GND       Ground       36       CH2_CLK+       LVDS Channel 2, Clock         11       GND       Ground       36       CH2_3+       LVDS Channel 2, Signal         13       CH1_0-       LVDS Channel 1, Signal 0-       37       GND       Ground         13       CH1_0+       LVDS Channel 1, Signal 1-       39       CH2_3+       LVDS Channel 2, Signal         14 <td< td=""><td></td></td<>	
1       GNA - EEPROM Serial Data)       1<	
5       N.C.       connect)       30       CH2_1-       LVDS Channel 2, Signal         6       N.C.       No connection (for AUO test only. Do not connect)       31       CH2_1+       LVDS Channel 2, Signal         7       LVDS_SEL       Open/High(3.3V) for NS, Low(GND) for JEIDA       32       CH2_2+       LVDS Channel 2, Signal         8       N.C.       No connection (for AUO test only. Do not connect)       33       CH2_2+       LVDS Channel 2, Signal         9       N.C.       No connection (for AUO test only. Do not connect)       34       GND       Ground         10       N.C.       No connection (for AUO test only. Do not connect)       35       CH2_CLK-       LVDS Channel 2, Clock         11       GND       Ground       36       CH2_CLK+       LVDS Channel 2, Clock         12       CH1_0-       LVDS Channel 1, Signal 0-       37       GND       Ground         13       CH1_0+       LVDS Channel 1, Signal 0+       38       CH2_3+       LVDS Channel 2, Signal         14       CH1_1+       LVDS Channel 1, Signal 1+       40       N.C.       No connection (for AUO test or	)+
Connection       Connection       Connection       Connection       Connection       Channel 2, Signal         6       N.C.       No connection (for AUO test only. Do not connect)       31       CH2_1+       LVDS Channel 2, Signal         7       LVDS_SEL       Open/High(3.3V) for NS, Low(GND) for JEIDA       32       CH2_2-       LVDS Channel 2, Signal         8       N.C.       No connection (for AUO test only. Do not connect)       33       CH2_2+       LVDS Channel 2, Signal         9       N.C.       No connection (for AUO test only. Do not connect)       34       GND       Ground         10       N.C.       No connection (for AUO test only. Do not connect)       35       CH2_CLK-       LVDS Channel 2, Clock         11       GND       Ground       36       CH2_CLK+       LVDS Channel 2, Clock         12       CH1_0-       LVDS Channel 1, Signal 0-       37       GND       Ground         13       CH1_0+       LVDS Channel 1, Signal 0+       38       CH2_3+       LVDS Channel 2, Signal         14       CH1_1+       LVDS Channel 1, Signal 1-       39       CH2_3+       LVDS Channel 2, Signal         15       CH1 1+       LVDS Channel 1, Signal 1+       40       N.C.       No connection (for AUO test only. <td></td>	
6N.C.connect)31CH2_1+LVDS Channel 2, Signal7LVDS_SELOpen/High(3.3V) for NS, Low(GND) for JEIDA32CH2_2-LVDS Channel 2, Signal8N.C.No connection (for AUO test only. Do not connect)33CH2_2+LVDS Channel 2, Signal9N.C.No connection (for AUO test only. Do not connect)34GNDGround10N.C.No connection (for AUO test only. Do not connect)35CH2_CLK-LVDS Channel 2, Clock11GNDGround36CH2_CLK+LVDS Channel 2, Clock12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3+LVDS Channel 2, Signal14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal15CH1 1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test on connect)	1-
7LVDS_SELOpen/High(3.3V) for NS, Low(GND) for JEIDA32CH2_2-LVDS Channel 2, Signal8N.C.No connection (for AUO test only. Do not connect)33CH2_2+LVDS Channel 2, Signal9N.C.No connection (for AUO test only. Do not connect)34GNDGround10N.C.No connection (for AUO test only. Do not connect)35CH2_CLK-LVDS Channel 2, Clock11GNDGround36CH2_CLK+LVDS Channel 2, Clock12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal15CH1 1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test on	
7LVDS_SELJEIDA32CH2_2-LVDS Channel 2, Signal8N.C.No connection (for AUO test only. Do not connect)33CH2_2+LVDS Channel 2, Signal9N.C.No connection (for AUO test only. Do not connect)34GNDGround10N.C.No connection (for AUO test only. Do not connect)35CH2_CLK-LVDS Channel 2, Clock11GNDGround36CH2_CLK+LVDS Channel 2, Clock11GNDGround36CH2_CLK+LVDS Channel 2, Clock12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal15CH1 1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test on)	1+
JEIDAJEIDA8N.C.No connection (for AUO test only. Do not connect)33CH2_2+LVDS Channel 2, Signal9N.C.No connection (for AUO test only. Do not connect)34GNDGround10N.C.No connection (for AUO test only. Do not connect)35CH2_CLK-LVDS Channel 2, Clock11GNDGround36CH2_CLK+LVDS Channel 2, Clock11GNDGround36CH2_CLK+LVDS Channel 2, Clock12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal15CH1 1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test or	2-
8N.C.connect)33CH2_2+LVDS Channel 2, Signal9N.C.No connection (for AUO test only. Do not connect)34GNDGround10N.C.No connection (for AUO test only. Do not connect)35CH2_CLK-LVDS Channel 2, Clock11GNDGround36CH2_CLK+LVDS Channel 2, Clock12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal15CH1 1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test or	<u> </u>
9N.C.No connection (for AUO test only. Do not connect)34GNDGround10N.C.No connection (for AUO test only. Do not connect)35CH2_CLK-LVDS Channel 2, Clock11GNDGround36CH2_CLK+LVDS Channel 2, Clock12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal15CH1 1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test or	2+
9N.C.34GNDGround10N.C.No connection (for AUO test only. Do not connect)35CH2_CLK-LVDS Channel 2, Clock11GNDGround36CH2_CLK+LVDS Channel 2, Clock12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal15CH1 1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test or	
Image: connect bit of the connect b	
10N.C.35CH2_CLK-LVDS Channel 2, Clock11GNDGround36CH2_CLK+LVDS Channel 2, Clock12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal15CH1 1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test of the second secon	
InterfaceConnectionInterface11GNDGround36CH2_CLK+LVDS Channel 2, Clock12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal15CH1 1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test of the second seco	-
12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal15CH1 1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test of the second secon	
13       CH1_0+       LVDS Channel 1, Signal 0+       38       CH2_3-       LVDS Channel 2, Signal         14       CH1_1-       LVDS Channel 1, Signal 1-       39       CH2_3+       LVDS Channel 2, Signal         15       CH1_1+       LVDS Channel 1, Signal 1+       40       N.C.       No connection (for AUO test of AUO test	+
14       CH1_1-       LVDS Channel 1, Signal 1-       39       CH2_3+       LVDS Channel 2, Signal         15       CH1 1+       LVDS Channel 1, Signal 1+       40       N.C.       No connection (for AUO test of the second sec	
15 CH1 1+ LVDS Channel 1, Signal 1+ 40 N.C. No connection (for AUO test c	
15 CH1 1+ LVDS Channel 1, Signal 1+ 40 N.C.	3+
not connect)	nly. Do
16     CH1_2-     LVDS Channel 1, Signal 2-     41     N.C.     No connection (for AUO test of the second se	nly. Do
not connect)	
17     CH1_2+     LVDS Channel 1, Signal 2+     42     GND     Ground	
18GNDGround43GNDGround	
19     CH1_CLK-     LVDS Channel 1, Clock -     44     GND     Ground	
20         CH1_CLK+         LVDS Channel 1, Clock +         45         GND         Ground	
21         GND         Ground         46         GND         Ground	

© Copyright AU Optronics Corp. 2013 All Rights Reserved.




22	CH1_3-	LVDS Channel 1, Signal 3-	47	N.C.	No connection (for AUO test only. Do
22	001_0-	LVDS Charmer 1, Signal 3-	47	N.C.	not connect)
23	CH1_3+	LVDS Channel 1, Signal 3+	48	$V_{\text{DD}}$	Power Supply, +12V DC Regulated
24	N.C.	No connection (for AUO test only. Do not		V	Power Supply, +12V DC Regulated
24	N.O.	connect)	49 V <sub>DD</sub>		Tower Suppry, +12 v DC negulated
25	N.C.	No connection (for AUO test only. Do not	50	V	Power Supply, +12V DC Regulated
20	N.U.	connect)	50	V <sub>DD</sub>	1 ower Supply, +120 DC Regulated
			51	$V_{DD}$	Power Supply, +12V DC Regulated

Note: N.C. : please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High). Note: Open / High(3.3V) / Low(GND)/ described in 3.2.1.3







#### 3.2.2 LVDS Option



#### ● LVDS Option = High/Open→NS



#### ● LVDS Option = Low→JEIDA



Note: x = 1, 2, 3, 4...



#### 3.2.3 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

#### Timing Table (DE only Mode)

Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Τv	1100	1125	1480	Th
Vertical Section	Active	Tdisp (v)		1080		
	Blanking	Tblk (v)	20	45	400	Th
	Period	Th	1030	1100	1325	Tclk
Horizontal Section	Active	Tdisp (h)	960			
	Blanking	Tblk (h)	70	140	365	Tclk
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz

Notes:


(1) Display position is specific by the rise of DE signal only.

Horizontal display position is specified by the rising edge of 1<sup>st</sup> DCLK after the rise of 1<sup>st</sup> DE, is displayed on the left edge of the screen.

- (2)Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1<sup>st</sup> data corresponding to one horizontal line after the rise of 1<sup>st</sup> DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4)The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



#### 3.3 Signal Timing Waveforms





#### 3.4 Color Input Data Reference


The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

					Input Color Data																				
	Color				R	ED					GREEN						BLUE								
	COIOI	MS	В	-		-		LS	SB	MS	B		-			LS	B	MS	B		-			LS	SB
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																									
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
G			,																						
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В			4								2														
	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

#### COLOR DATA REFERENCE



#### 3.5 Power Sequence for LCD



Describer		Values								
Parameter	Min.	Туре.	Max.	Unit						
t1	0.4		30	ms						
t2	0.1		100	ms						
t3	450			ms						
t4	0 <sup>*1</sup>			ms						
t5	0			ms						
t6			*2	ms						
t7	500			ms						
t8	10 <sup>*3</sup>		50	ms						
t9	0			ms						
t10	450			ms						
t11	150			ms						

Note:

(1) t4=0 : concern for residual pattern before BLU turn off.

(2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)

(3) When CMOS Interface signal is N.C. (no connection), opened in Transmitted end, t8 & t9 timing spec can be negligible.


(4) If there is some dip from 12V, module can't guarantee any problem.



#### 3.6 VCOM Adjust SOP

If you need below pattern or more detail information, please directly contact AUO for engineer service.

#### 3.6.1 VCOM I2C Tuning Step



#### 3.6.3 WP (Write Protect) Disable

Disable	Enable	Default (NC)
Н	L	L



#### 3.6.4 Adjust SOP

#### Step1 Reset

\* Device Address is 0x74 (7Bits)

S	Slave Address	WA	Index Address 0	A Control Byte	A	Р		
	<u>1 1 1 0 1 0 0</u> 0xE8 Device Address +	0 W	0 0 0 0 0 0 0 0 0 0x00 Control Address	<u>00010010</u> 0x12 Reset + OUT_EN	_			
	Step2 Read VC	COM						
	* Data = 7Bits							
	S Slave Address	W	A Index Address 1	A S Slave Address	R	А	DATA	NA P
	111010	W 2	00000001		R 1		DATA X X X X X	NA P X X
	S Slave Address <u>1 1 1 0 1 0</u> 0xE8 Device Address	0 0	A         Index Address 1           0         0         0         0         0         1           0x01         VCOM Address         0         0         0         0         0	A     S     Slave Address       1     1     0     1     0       0xE9     Device Address	) 1			NA P

#### Step3 Adjust VCOM

* [	OVCOM = 8Bits							
S	Slave Address	W	А	Index Address 1	А	DVCOM	А	Р
	<u>1110100</u> 0xE8 Device Address +	0 W		00000001 0x01 VCOM Address		0000000X~1111111X 0x00~0xFF VCOM value		

#### Step4 Write VCOM

S	Slave Address	W	А	Index Address 0	А	Control Byte	A	Р
	<u>1 1 1 0 1 0 0</u> OxE8 Device Address +	<b>0</b> W		0 0 0 0 0 0 0 0 0 0x00 Control Address	Wı	0 0 0 0 1 0 1 0 0x0A rite DAC to NVM+ O	UT_	EN


#### Step5 Reset

\* Device Address is 0x74 (7Bits)

S	Slave Address	W	А	Index Address 0	Α	Control Byte	A	Р
	<u>1 1 1 0 1 0 0</u> 0xE8 Device Address +	0 W	- -	0 0 0 0 0 0 0 0 0 0x00 Control Address	-	0 0 0 1 0 0 1 0 0x12 Reset + OUT_EN	_	

#### 3.6.5 Interval of Step to Step

Step to step interval must follow below figure






### 4. Optical Specification

Optical characteristics are determined after the open cell unit and light source has been 'ON' and stable for approximately 45 minutes in a dark environment at 25 °C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of  $\varphi$  and  $\theta$  equal to 0°.

#### Fig.1 presents additional information concerning the measurement equipment and method.



Parameter	Cumphed	Condition		Values		- Unit	Natao
Parameter	Symbol	Condition	Min.	Тур.	Max	Unit	Notes
Contrast Ratio	CR		2400	3000			1, 2
White Variation	$\delta_{\text{WHITE(9P)}}$	With AUO Module			1.33		1, 3
Response Time (G to G)	Τγ			6.5		ms	4
Center Transmittance	Т%			4.2		%	1, 7
Color Chromaticity							5
Red	R <sub>x</sub>			0.664			1
	R <sub>Y</sub>			0.324	   		
Green	G <sub>x</sub>			0.269			1
	G <sub>Y</sub>	With CS-1000T	Typ0.03	0.602			1
Blue	B <sub>X</sub>	Standard light source "C"		0.139			1
	B <sub>Y</sub>			0.085			1
White	W <sub>X</sub>			0.293			1
	W <sub>Y</sub>			0.333			1
Viewing Angle							1, 6
x axis, right(φ=0°)	θ <sub>r</sub>			89		degree	1
x axis, left(φ=180°)	θι	With AUO Module		89		degree	1
y axis, up(φ=90°)	θ <sub>u</sub>			89		degree	]
y axis, down (φ=270°)	θ <sub>d</sub>			89		degree	




- 1. Light source here is the BLU of AUO T320HVN03 V0 module.
- 2. Contrast Ratio (CR) is defined mathematically as:

Contrast Ratio= Surface Luminance of L<sub>on5</sub> Surface Luminance of L<sub>off5</sub>

3. The white variation,  $\delta$ WHITE is defined as:

 $\delta_{\text{WHITE(9P)}} = \text{Maximum}(L_{\text{on1}}, L_{\text{on2}}, \dots, L_{\text{on9}}) / \text{Minimum}(L_{\text{on1}}, L_{\text{on2}}, \dots, L_{\text{on9}})$ 



4. Response time T  $\gamma$  is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on F<sub>v</sub>=60Hz to optimize.


Me	asured		Target										
Response Time		0%	25%	50%	75%	100%							
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%							
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%							
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%							
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%							
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%								

 $T_{\gamma}$  is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated) The response time is defined as the following figure and shall be measured by switching the input signal for

"any level of gray(bright) " and "any level of gray(dark)".




#### FIG.3 Response Time



- 5. Light source here is the standard light source "C" which is defined by CIE and driving voltages are based on suitable gamma voltages. The calculating method is as following :
  - A. Measure the "Module" and "BLU" optical spectrums (W, R, G, B).
  - B. Calculate cell spectrum from "Module" and "BLU" spectrums.
  - C. Calculate color chromaticity by using cell spectrum and the spectrum of standard light source "C".
- 6. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG4.



#### FIG.4 Viewing Angle




7. Definition of Transmittance (T%):

Transmittance =  $\frac{\text{Luminance of LCD module}}{\text{Luminance of backlight}} * 100\%$ 


During transmittance measurement, the backlight of LCD module contains no brightness enhancement film. Two diffuser sheets which diffuse the light source uniformly are suggested to use for transmittance measurement.



## 5. Mechanical Characteristics











Made in XXXXXX

## 6. Packing

Open cell shipping label (35\*7mm)







\*××××××−××××××××××\*\*



#### **Packing Process:**



10 pcs of SKD & 11 cs of spacers per 1 box



Pallet Dimension : **1200** x **1000** x**145** mm PP Box Dimension : **880** x **595** x **86** mm **24** Boxes/Pallet, after stack **24**boxes, then put EPP top cover on it.



### 7. Precautions

Please pay attention to the followings when you use this TFT LCD Open Cell unit and strongly recommended

to contact AUO if module process advice is required.

#### 7.1 Mounting Precautions

(1) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the cell. And the frame on which a cell is mounted should have sufficient strength so that external force is not transmitted directly to the cell.

(2) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.

(3) You should adopt radiation structure to satisfy the temperature specification.

(3) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.

(4) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)

(5) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.

(6) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.

(7) Do not open the case because inside circuits do not have sufficient strength.

#### 7.2 Operating Precautions

(1) The open cell unit listed in the product specification sheets was designed and manufactured for TV application

(2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage:

V=±200mV(Over and under shoot voltage)

- (3) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (4) Brightness/transmittance depends on the temperature. (In lower temperature, it becomes lower.) And in
- lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer
- or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be

done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

#### 7.3 Electrostatic Discharge Control

Since a open cell unit is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.



#### 7.4 Precautions for Strong Light Exposure

Strong light exposure causes degradation of polarizer and color filter.

#### 7.5 Storage

When storing open cell units as spares for a long time, the following precautions are necessary.

(1) Store them in a dark place. Do not expose the open cell unit to sunlight or fluorescent light. Keep the temperature between  $5^{\circ}$ C and  $35^{\circ}$ C at normal humidity.

(2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

#### 7.6 Handling Precautions for Protection Film of Polarizer

The protection film of polarizer is still attached on the surface as you receive open cell units. When the protection film is peeled off, static electricity is easily generated on the polarizer surface. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.