

# Model Name: T390HVN03.0

Issue Date : 2012/10/18

( )Preliminary Specifications

(\*)Final Specifications

(T39" FHD 60Hz Open cell)

Customer Signature	Date	AUO	Date
Approved By		Approval By PM Director	
		<i>Holly Kao</i>	
Note		Reviewed By RD Director	
		<i>陳品川</i>	
		Reviewed By Project Leader	
		<b>Effa Chou</b>	
		Prepared By PM	
		<i>Vincent Yu</i>	

## Contents

No		
		CONTENTS
		RECORD OF REVISIONS
1		GENERAL DESCRIPTION
2		ABSOLUTE MAXIMUM RATINGS
3		ELECTRICAL SPECIFICATION
	3-1	ELECTRICAL CHARACTERISTICS
	3-2	INTERFACE CONNECTIONS
	3-3	SIGNAL TIMING SPECIFICATION
	3-4	SIGNAL TIMING WAVEFORM
	3-5	COLOR INPUT DATA REFERENCE
	3-6	POWER SEQUENCE
	3-7	VCOM Adjust SOP
4		OPTICAL SPECIFICATION
5		OPEN CELL DRAWING
6		RELIABILITY TEST ITEMS
7		PACKING
	7-1	OPEN CELL SHIPPING LABEL
	7-2	PACKING PROCESS
	7-3	PALLET AND SHIPMENT INFORMATION
8		PRECAUTION
	8-1	MOUNTING PRECAUTIONS
	8-2	OPERATING PRECAUTIONS
	8-3	ELECTROSTATIC DISCHARGE CONTROL
	8-4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE
	8-5	STORAGE
	8-6	HANDLING PRECAUTIONS FOR PROTECT FILM



## 1. General Description

This specification applies to the 38.5 inch Color TFT-LCD SKD model T390HVN03.0. This LCD Open Cell Unit has a TFT active matrix type liquid crystal panel 1,920x1,080 pixels, and diagonal size of 38.5 inch. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.

The T390HVN03.0 has been designed to apply the 8-bit 2 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important.

### General Information

Items	Specification	Unit	Note
Active Screen Size	38.5	inch	
Display Area	853.92 (H) x 480.33 (V)	mm	
Outline Dimension	863.92 (H) x 492.83 (V) x 1.36 (D)	mm	
Driver Element	a-Si TFT active matrix		
Display Colors	8 bit	Colors	
Number of Pixels	1,920x1,080	Pixel	
Pixel Pitch	0.44475 (H) x 0.44475 (W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze=2%
Rotate Function	Unachievable		Note 1
Display Orientation	Signal input with "ABC"		Note 2

Note 1: Rotate Function refers to LCD display could be able to rotate.

Note 2: LCD display as below illustrated when signal input with "ABC".



## 2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	V <sub>DD</sub>	-0.3	14	V <sub>DC</sub>	Note 1
Input Voltage of Signal	V <sub>in</sub>	-0.3	4	V <sub>DC</sub>	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39°C and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40°C or less. At temperatures greater than 40°C, the wet bulb temperature must not exceed 39°C.

Note 3: Surface temperature is measured at 50°C Dry condition



### 3. Electrical Specification

The T390HVN03.0 Open Cell Unit requires power input which is employed to power the LCD electronics and to drive the TFT array and liquid crystal.

#### 3-1 Electrical Characteristics

##### 3-1.1: DC Characteristics

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max		
LCD							
Power Supply Input Voltage		$V_{DD}$	10.8	12	13.2	$V_{DC}$	
Power Supply Input Current		$I_{DD}$	--	0.8	1.3	A	1
Inrush Current		$I_{RUSH}$	--	--	4	A	2
Permissible Ripple of Power Supply Input Voltage		$V_{RP}$	--	--	$V_{DD} * 5\%$	$mV_{pk-pk}$	3
LVDS Interface	Input Differential Voltage	$ V_{ID} $	200	400	600	$mV_{DC}$	4
	Differential Input High Threshold Voltage	$V_{TH}$	+100	--	+300	$mV_{DC}$	4
	Differential Input Low Threshold Voltage	$V_{TL}$	-300	--	-100	$mV_{DC}$	4
	Input Common Mode Voltage	$V_{ICM}$	1.1	1.25	1.4	$V_{DC}$	4
CMOS Interface	Input High Threshold Voltage	$V_{IH}$ (High)	2.7	--	3.3	$V_{DC}$	5
	Input Low Threshold Voltage	$V_{IL}$ (Low)	0	--	0.6	$V_{DC}$	5

##### 3-1.2: AC Characteristics


Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max		
LVDS Interface	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%	--	Fclk +3%	MHz	6
	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30	--	200	KHz	6
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5	-- --	0.4 0.5	ns	7

**Note :**

1. Test Condition:
  - (1)  $V_{DD} = 12.0V$
  - (2) Fv = Type Timing, 60Hz,
  - (3) Fclk= Max freq.
  - (4) Temperature = 25 °C

- (5) Typ. Input current : White Pattern  
Max. Input current: Heavy loading pattern defined by AUO  
>> refer to "Section:3.3 Signal Timing Specification, Typical timing"


2. Measurement condition : Rising time = 400us



3. Test Condition:


- (1) The measure point of  $V_{RP}$  is in LCM side after connecting the System Board and LCM.
- (2) Under Max. Input current spec. condition.

4.  $V_{ICM} = 1.25V$




5. The measure points of  $V_{IH}$  and  $V_{IL}$  are in LCM side after connecting the System Board and LCM.

6. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.



7. Receiver Data Input Margin

Parameter	Symbol	Rating			Unit	Note
		Min	Type	Max		
Input Clock Frequency	Fclk	Fclk (min)	--	Fclk (max)	MHz	$T=1/Fclk$
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns	
Input Data Position1	tRIP0	$T/7- tRMG $	$T/7$	$T/7+ tRMG $	ns	
Input Data Position2	tRIP6	$2T/7- tRMG $	$2T/7$	$2T/7+ tRMG $	ns	
Input Data Position3	tRIP5	$3T/7- tRMG $	$3T/7$	$3T/7+ tRMG $	ns	
Input Data Position4	tRIP4	$4T/7- tRMG $	$4T/7$	$4T/7+ tRMG $	ns	
Input Data Position5	tRIP3	$5T/7- tRMG $	$5T/7$	$5T/7+ tRMG $	ns	
Input Data Position6	tRIP2	$6T/7- tRMG $	$6T/7$	$6T/7+ tRMG $	ns	







### 3-2 Interface Connections

LVDS connector control and I2C pin description

**Note \* : Open/High(3.3V)**





**Note \*\* : Open/Low(GND)**




**Note \*\*\* : Open/Low(GND)**


3D\_EN control signal can only “pull high” in the middle of vertical blanking area (T<sub>blk(V)</sub>)



**Note \*\*\*\* : SCL/SDA**



**Note \*\*\*\*\* : WP**




**LVDS interface requirement**

PIN	Symbol	Description	PIN	Symbol	Description
1	V <sub>DD</sub>	Power Supply, +12V DC Regulated	26	CH2_0+	LVDS Channel 2, Signal 0+
2	V <sub>DD</sub>	Power Supply, +12V DC Regulated	27	CH2_1-	LVDS Channel 2, Signal 1-
3	V <sub>DD</sub>	Power Supply, +12V DC Regulated	28	CH2_1+	LVDS Channel 2, Signal 1+
4	V <sub>DD</sub>	Power Supply, +12V DC Regulated	29	CH2_2-	LVDS Channel 2, Signal 2-
5	V <sub>DD</sub>	Power Supply, +12V DC Regulated	30	CH2_2+	LVDS Channel 2, Signal 2+
6	N.C.	No connection (for AUO test only. Do not connect)	31	GND	Ground
7	GND	Ground	32	CH2_CLK-	LVDS Channel 2, Clock -
8	GND	Ground	33	CH2_CLK+	LVDS Channel 2, Clock +
9	GND	Ground	34	GND	Ground
10	CH1_0-	LVDS Channel 1, Signal 0-	35	CH2_3-	LVDS Channel 2, Signal 3-
11	CH1_0+	LVDS Channel 1, Signal 0+	36	CH2_3+	LVDS Channel 2, Signal 3+
12	CH1_1-	LVDS Channel 1, Signal 1-	37	N.C.	No connection (for AUO test only. Do not connect)
13	CH1_1+	LVDS Channel 1, Signal 1+	38	N.C.	No connection (for AUO test only. Do not connect)
14	CH1_2-	LVDS Channel 1, Signal 2-	39	GND	Ground
15	CH1_2+	LVDS Channel 1, Signal 2+	40	SCL	EEPROM Serial Clock
16	GND	Ground	41	N.C.	AUO Internal Use Only
17	CH1_CLK-	LVDS Channel 1, Clock -	42	N.C.	AUO Internal Use Only
18	CH1_CLK+	LVDS Channel 1, Clock +	43	WP	EEPROM Write Protection High(3.3V) for Writable, Low(GND) for Protection
19	GND	Ground	44	SDA	EEPROM Serial Data
20	CH1_3-	LVDS Channel 1, Signal 3-	45	LVDS_SEL	High(3.3V) for NS, Open/Low(GND) for JEIDA
21	CH1_3+	LVDS Channel 1, Signal 3+	46	AGING_EN	High(3.3V) for Enable, Open /Low(GND) for Disable
22	N.C.	No connection (for AUO test only. Do not connect)	47	N.C.	No connection (for AUO test only. Do not connect)
23	N.C.	No connection (for AUO test only. Do not connect)	48	N.C.	No connection (for AUO test only. Do not connect)
24	GND	Ground	49	N.C.	No connection (for AUO test only. Do not connect)
25	CH2_0-	LVDS Channel 2, Signal 0-	50	N.C.	No connection (for AUO test only. Do not connect)
			51	N.C.	No connection (for AUO test only. Do not connect)


**Note: N.C. : please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High)**

■ LVDS Option = High → NS



Note: x = 1, 2, 3, 4...

■ LVDS Option = Open/Low → JEIDA



Note: x = 1, 2, 3, 4...

### 3-3 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

#### Timing Table (DE only Mode)

Signal	Item	Symbol	Min.	Typ.	Max	Unit
Vertical Section	Period	Tv	1100	1125	1480	Th
	Active	Tdisp (v)	1080			
	Blanking	Tblk (v)	20	45	400	Th
Horizontal Section	Period	Th	1030	1100	1325	Tclk
	Active	Tdisp (h)	960			
	Blanking	Tblk (h)	70	140	365	Tclk
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz

Notes:

(1) Display position is specific by the rise of DE signal only.


Horizontal display position is specified by the rising edge of 1<sup>st</sup> DCLK after the rise of 1<sup>st</sup> DE, is displayed on the left edge of the screen.

(2) Vertical display position is specified by the rise of DE after a “Low” level period equivalent to eight times of horizontal period. The 1<sup>st</sup> data corresponding to one horizontal line after the rise of 1<sup>st</sup> DE is displayed at the top line of screen.

(3) If a period of DE “High” is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.

(4) The display position does not fit to the screen if a period of DE “High” and the effective data period do not synchronize with each other.

### 3-4 Signal Timing Waveforms




**3-5 Color Input Data Reference**

The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

**COLOR DATA REFERENCE**

Color		Input Color Data																							
		RED								GREEN								BLUE							
		MSB				LSB				MSB				LSB				MSB				LSB			
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	----																								
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
G	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
	----																								
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
B	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	----																								
	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

### 3-6 Power Sequence for LCD



Parameter	Values			Unit
	Min.	Type.	Max.	
t1	0.4	---	30	ms
t2	0.1	---	50	ms
t3	450	---	---	ms
t4	0 <sup>*1</sup>	---	---	ms
t5	0	---	---	ms
t6	---	---	--- <sup>*2</sup>	ms
t7	500	---	---	ms
t8	10 <sup>*4</sup>	---	50	ms
t9	0	---	---	ms
t10	450	---	---	ms
t11	150 <sup>*3</sup>	---	---	ms


Note:

- (1) t4=0 : concern for residual pattern before BLU turn off.
- (2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3) t11: the min value is decided by the download finish time of EDID 2Kbits.(when SCL over 30KHz)
- (4) When CMOS Interface signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.

### 3.7 VCOM Adjust SOP

If you need below pattern or more detail information, please directly contact AUO for engineer service.

#### 3.7.1 VCOM I2C Tuning Step



#### 3.7.2 Flicker Pattern

<input type="checkbox"/> Dot Green (L128)	<input type="checkbox"/> 1+2Dot Green (L128)	<input type="checkbox"/> 2Dot Green (L128)	<input checked="" type="checkbox"/> V-stripe Green (L128)

#### 3.7.3 WP (Write Protect) Disable

	Disable	Enable	Default (NC)
<input type="checkbox"/>	L	H	H
<input checked="" type="checkbox"/>	H	L	L



### 3.7.4 Adjust SOP

#### Step1 Reset

\* Device Address is 0x74 (7Bits)

S	Slave Address	W	A	Index Address 0	A	Control Byte	A	P
	1 1 1 0 1 0 0 0	0		0 0 0 0 0 0 0 0		0 0 0 1 0 0 1 0		
	0xE8			0x00		0x12		
	Device Address + W			Control Address		Reset + OUT_EN		

#### Step2 Read VCOM

\* Data = 7Bits

S	Slave Address	W	A	Index Address 1	A	S	Slave Address	R	A	DATA	NA	P
	1 1 1 0 1 0 0 0	0		0 0 0 0 0 0 0 1			1 1 1 0 1 0 0 1			X X X X X X X X	X	
	0xE8			0x01			0xE9					
	Device Address + W			VCOM Address			Device Address + R			Data		

#### Step3 Adjust VCOM

\* DVCOM = 8Bits

S	Slave Address	W	A	Index Address 1	A	DVCOM	A	P
	1 1 1 0 1 0 0 0	0		0 0 0 0 0 0 0 1		0000000X~1111111X		
	0xE8			0x01		0x00~0xFF		
	Device Address + W			VCOM Address		VCOM value		

#### Step4 Write VCOM

S	Slave Address	W	A	Index Address 0	A	Control Byte	A	P
	1 1 1 0 1 0 0 0	0		0 0 0 0 0 0 0 0		0 0 0 0 1 0 1 0		
	0xE8			0x00		0x10		
	Device Address + W			Control Address		Write DAC to NVM+ OUT_EN		


#### Step5 Reset

\* Device Address is 0x74 (7Bits)

S	Slave Address	W	A	Index Address 0	A	Control Byte	A	P
	1 1 1 0 1 0 0 0	0		0 0 0 0 0 0 0 0		0 0 0 1 0 0 1 0		
	0xE8			0x00		0x12		
	Device Address + W			Control Address		Reset + OUT_EN		

### 3.7.5 Interval of Step to Step


Step to step interval must follow below figure



## 4. Optical Specification

Optical characteristics are determined after the open cell unit and light source has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of  $\phi$  and  $\theta$  equal to 0°.

Fig.1 presents additional information concerning the measurement equipment and method.



Parameter	Symbol	Condition	Values			Unit	Notes
			Min.	Typ.	Max		
Contrast Ratio	CR	With AUO Module	--	3000	--		1,2
Surface Luminance (White)	$L_{WH}$		--	350	--	cd/m <sup>2</sup>	1,3
Luminance Variation	$\delta_{WHITE(9P)}$		--	--	1.33		1,4
Response Time (G to G)	$T_{\gamma}$		--	6.5	--	ms	5
Color Gamut	sRGB				99	%	
Center Transmittance	T%				5.0	%	1,8
Color Chromaticity		With CS-1000T Standard light source "C"	Typ.-0.03		Typ.+0.03		6
Red	$R_x$			0.660			
	$R_y$			0.325			
Green	$G_x$			0.264			
	$G_y$			0.596			
Blue	$B_x$			0.137			
	$B_y$			0.087			
White	$W_x$			0.290			
	$W_y$	0.330					
Viewing Angle		With AUO Module					7
x axis, right( $\phi=0^\circ$ )	$\theta_r$		--	89	--	degree	
x axis, left( $\phi=180^\circ$ )	$\theta_l$		--	89	--	degree	
y axis, up( $\phi=90^\circ$ )	$\theta_u$		--	89	--	degree	
y axis, down ( $\phi=270^\circ$ )	$\theta_d$		--	89	--	degree	


Note:

1. Light source here is the BLU of AUO T390HVN01.0 module.
2. Contrast Ratio (CR) is defined mathematically as:

$$\text{Contrast Ratio} = \frac{\text{Surface Luminance of } L_{on5}}{\text{Surface Luminance of } L_{off5}}$$

3. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 2.  $L_{WH} = L_{on5}$  where  $L_{on5}$  is the luminance with all pixels displaying white at center 5 location.

**FIG. 2 Luminance**



4. The variation in surface luminance,  $\delta_{WHITE}$  is defined (center of Screen) as:


$$\delta_{WHITE(SP)} = \frac{\text{Maximum}(L_{on1}, L_{on2}, \dots, L_{on9})}{\text{Minimum}(L_{on1}, L_{on2}, \dots, L_{on9})}$$

5. Response time  $T_{\gamma}$  is the average time required for display transition by switching the input signal for five luminance ratio (0%, 25%, 50%, 75%, 100% brightness matrix) and is based on  $F_v = 60\text{Hz}$  to optimize.

Measured Response Time		Target				
		0%	25%	50%	75%	100%
Start	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	


The response time is defined as the following figure and shall be measured by switching the input signal for “any level of grey(bright)” and “any level of gray(dark)”.

FIG.3 Response Time



6. Light source here is the standard light source "C" which is defined by CIE and driving voltages are based on suitable gamma voltages. The calculating method is as following :
  - A. Measure the "Module" and "BLU" optical spectrums (W, R, G, B) of AUO T390HVN03.0
  - B. Calculate cell spectrum from "Module" and "BLU" spectrums.
  - C. Calculate color chromaticity by using cell spectrum and the spectrum of standard light source "C".
7. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG4.

FIG.4 Viewing Angle




8. Definition of Transmittance (T%):

$$\text{Transmittance} = \frac{\text{Luminance of LCD module}}{\text{Luminance of backlight}} * 100\%$$

During transmittance measurement, the backlight of LCD module contains no brightness enhancement film.  
Two diffuser sheets which diffuse the light source uniformly are suggested to use for transmittance measurement.

# 5. Open Cell Drawing



## 6. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60°C, 300hrs
2	Low temperature storage test	3	-20°C, 300hrs
3	High temperature operation test	3	50°C, 300hrs
4	Low temperature operation test	3	-5°C, 300hrs
5	Vibration test (non-operation)	3	Wave form: random Vibration level : 1.0G RMS Bandwidth : 10-300Hz Duration : X,Y,Z 10min per axis X,Y,Z: Horizontal, face up
6	Shock test (non-operation)	3	Shock level 50G ,20ms ±X,Y,Z axis Waveform: half sine wave Direction: One time each direction
7	Vibration test (With carton)	18	Random wave (1.5Grms 10~200Hz) Duration : X,Y,Z 30min per axes
8	Drop test (With carton)	18	Height: 17.8cm (ASTMD4169-I) 6 Flats (Front→ Rear→Left→ Right →Top→Bottom) (refer ASTM D 5276)

Note: Test item 1~6 RA tests are done on AUO T390HVN01.0 module panels.


## 7. Packing

### 7-1 Open cell shipping label (35\*7mm)




1. S/N Number
2. AUO internal use
3. AUO internal use
4. Manufactured date
5. Model name

### B. Carton Label:






**7-2 PACKING METHODS:**



1Box for **18 pcs** cells & **19 pcs** spacers




**8 Pcs/Box**



Pallet Dimension: **980\*740\*132** mm  
after stack **8** boxes/Pallet, then put EPP top cover on it.

**7-3 Pallet and Shipment Information**

	Item	Specification			Packing Remark
		Qty.	Dimension	Weight (kg)	
1	Packing BOX	18pcs/box	970(L)*720(W)*137(H)	26.5	EPP Hybrid box
2	Pallet	1	980(L)*740(W)*132(H)	12.5	Wood pallet
3	Boxes per Pallet	8 boxes/pallet			
4	SKD per Pallet	144 pcs/pallet			
	Pallet after packing	N/A	1100(L)mm*800(W)mm*1090(H)mm	220	



## 8. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

### 8-1 MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the cell. And the frame on which a cell is mounted should have sufficient strength so that external force is not transmitted directly to the cell.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

### 8-2 OPERATING PRECAUTIONS

- (1) The open cell unit listed in the product specification sheets was designed and manufactured for TV application
- (2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage:  
 $V=\pm 200\text{mV}$ (Over and under shoot voltage)
- (3) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (4) Brightness depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

### 8-3 ELECTROSTATIC DISCHARGE CONTROL

Since a open cell unit is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch

interface pin directly.

#### **8-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE**

Strong light exposure causes degradation of polarizer and color filter.

#### **8-5 STORAGE**

When storing open cell units as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the open cell unit to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

#### **8-6 HANDLING PRECAUTIONS FOR PROTECTION FILM OF POLARIZER**

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.