

Model Name: T430HVN01.4

Issue Date: 2015/03/30

		y Specifications cifications	Platform
Customer Signature	Date	AUO	Date
Note S	Supi	Approval By PM Director Jacky Judy Survey Reviewed By RD Director Eugene Reviewed By Project Leader Cathy Prepared By PM Karen Karen Karen	



CONTENTS

1.	GEN	ERAL DESCRIPTION	4
2.	ОРТ	ICAL SPECIFICATION	6
3.	INITE	RFACE SPECIFICATION	0
J.			
4.1		INPUT POWER	
4.2	2	INPUT CONNECTION	10
4.3	3	INPUT DATA FORMAT	14
	4.3.1		14
	4.3.2		15
5.SIG	NAL	TIMING SPECIFICATION	16
5.1		INPUT TIMING	
INP	NI TU	ITERFACE CHARACTERISTICS	
5.2	2	Power Sequence for LCD.	20
6.ME	СНА	NICAL CHARACTERISTICS	22
6 1		OPEN CELL AND T-CON MECHANICAL DRAWING	22
6.1	•	FEC SHADE AND DIMENSION RECOMMENDATION	22
0.2	691	Connector Type	25
	6.2.1	EEC Drawing	20 26
_ '	0.2.2	FFC Diawing	
7.PAC	CKIN	G	27
8.PRI	ECAI	JTIONS	30
0 1	STO	RAGE	20
		DULE ASSEMBLY.	
	8.2.1		
	8.2.1 8.2.2		
	-		
	8.2.3		
	8.2.4		
8.3		AGING	
8.4		OPERATING PRECAUTIONS	
8.5	5	OTHERS	32
APPE	ENDI	XI-VCOM ADJUSTMENT	33



RECORD OF REVISION

Version	Date	Page	Description
0.0	2015/03/30	All	First release
			350
			ha
			at a
	6		400
			Sur



1. General Description


This specification applies to the 43 inch Color TFT-LCD SKD model T430HVN01.4. This Open Cell Unit has a TFT active matrix type liquid crystal panel with 1,920 x 1,080 pixels and LVDS interface; which can display up to 16.7M colors.

* General Information

Items	Specification	Unit	Note
Active Screen Size	43	inch	
Display Area	940.896(H) x 529.254(V)	mm	c (0)
Outline Dimension	950.896(H) x 585.14(V)	mm	
Cell Dimension	950.896(H) x 541.754 (V) x 1.32(D)	mm	D: cell thickness
Driver Element	a-Si TFT active matrix		10
Bezel Opening	945.896 (H) x 533.25 (V)	mm	Recommend
Display Colors	8 bit (16.7M)	Colors	
Number of Pixels	1,92 <mark>0 x</mark> 1,080	Pixel	
Pixel Pitch	0.49 (H) x <mark>0.</mark> 49(W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze=2%
Transmittance (with Polarizer)	6.2%		Typical value
Weight	1,500	g	Typical value
Display Orientation	Signal input with "ABC"		Note 1

Note 1: LCD display as below illustrated when signal input with "ABC".

Front side





Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit or the unrecoverable damage on the device.


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	V_{DD}	-0.3	14	[Volt] DC	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt] _{DC}	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39° € and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40° C or less. At temperatures greater than 40° C, the wet bulb temperature must not exceed 39° C.

Note 3: Surface temperature is measured at 50°C Dry condition






2. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25 °C. The values specified are measured on the center of active area and at an approximate distance 500 mm from the LCD surface at a viewing angle of φ and θ equal to 0°.

Fig.1 presents additional information concerning the measurement equipment and method.



Parameter	Symbol	Condition		Values		Unit	Notes
Farameter	Syllibol	Condition	Min.	Тур.	Max	Offic	Notes
Contrast Ratio	CR	SR3, TRD-100	2400	3000			1, 2
Response Time (G to G)	Tγ	5(15, 111b-100	Q !:	8	16	ms	3
Color Chromaticity		8					4
Red	R _X	O VIGO.		0.660			
6	R_Y	100		0.328			
Green	G _X	With SR3		0.277			
	G _Y	Standard light source "C"	Тур0.03	0.588	Typ.+0.03		
Blue	B _X	Standard light source C	тур0.03	0.140	1 yp.+0.03		
	B _Y			0.108			
White	W_X			0.294			
	W _Y			0.341			
Viewing Angle							1, 5
x axis, right(φ=0°)	$\theta_{\rm r}$			89		degree	
x axis, left(φ=180°)	Θ_{l}	SR3		89		degree	
y axis, up(φ=90°)	θ_{u}			89		degree	
y axis, down (φ=270°)	θ_{d}			89		degree	

- 1. Light source here is the BLU of AUO module (film structure: two diffuser sheets).
- 2. Contrast Ratio (CR) is defined mathematically as:

Surface Luminance at center location of all white pixels

Contrast Ratio= Surface Luminance at center location of all black pixels




3. Response time T_{γ} is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on Frame rate = 60Hz to optimize.

Ме	asured	Target							
Respo	nse Time	0%	25%	50%	75%	100%			
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%			
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%			
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%			
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%			
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	M			

 T_{γ} is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated) The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright)" and "any level of gray(dark)".

FIG.3 Response Time




- 4. Light source here is the standard light source "C" which is defined by CIE and driving voltages are based on suitable gamma voltages. The calculating method is as following:
 - A. Measure the "Module" and "BLU" optical spectrums (W, R, G, B).
 - B. Calculate cell spectrum from "Module" and "BLU" spectrums.
 - C. Calculate color chromaticity by using cell spectrum and the spectrum of standard light source "C".



5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG4.

FIG.4 Viewing Angle





3. Interface Specification

4.1 Input power

The T430HVN01.4 Open Cell Unit requires power input which is employed to power the LCD electronics and to drive the TFT array and liquid crystal.


Item	Symbol	Min.	Тур.	Max	Unit	Note	
Power Supply Input Voltage		V_{DD}	10.8	12.7	14	V	1
	Black pattern	-	0.4	0.48	0.5	Α	
Power Supply Input Current	White pattern	-	0.4	0.48	0.5	А	
	H-strip pattern	-	0.61	0.73	0.78	Α	2
	Black pattern	-	5.08	6.1	6	Watt	2
Power Consumption	White pattern	-	5.08	6.1	6	Watt	
	H-strip pattern	-	7.75	9.27	9.36	Watt	
Inrush Current	Inrush Current				5	Α	3

Note1. The ripple voltage should be fewer than 5% of VDD.


Note2. Test Condition:

(1) V_{DD} = 12.7V, (2) Fv = 60Hz, (3) Fclk= 74.25MHz, (4) Temperature = 25 $^{\circ}$ C

(5) Power dissipation check pattern. (Only for power design)



Note3. Measurement condition: Rising time = 400us






4.2 Input Connection

■ LCD connector: FI-RTE51SZ-HF (JAE, LVDS connector) or compatible

PIN	Symbol	Description	Note	PIN	Symbol	Description	Note
1	N.C.	No connection	2	26	GND or N.C	Ground or No connection	7
2	SCL	I2C Clock	3,4	27	N.C.	No connection	2
		I2C Write Protection					
3	WP	High(3.3V) for Writable,	3,5	28	CH2_0-	LVDS Channel 2, Signal 0-	
		Low(GND) for Protection					
4	SDA	I2C Data	3,4	29	CH2_0+	LVDS Channel 2, Signal 0+	
5	N.C.	No connection	2	30	CH2_1-	LVDS Channel 2, Signal 1-	
6	N.C.	No connection	2	31	CH2_1+	LVDS Channel 2, Signal 1+	
		LVDS data format selection					
7	LVDS_SEL	Open/High(3.3V) for NS,	3,6	32	CH2_2-	LVDS Channel 2, Signal 2-	
		Low(GND) for JEIDA					
8	N.C.	No connection	2	33	CH2_2+	LVDS Channel 2, Signal 2+	
9	N.C.	No connection	2	34	GND	Ground	
10	N.C.	No connection	2	35	CH2_CLK-	LVDS Channel 2, Clock -	
11	GND	Ground		36	CH2_CLK+	LVDS Channel 2, Clock +	
12	CH1_0-	LVDS Channel 1, Signal 0-		37	GND	Ground	
13	CH1_0+	LVDS Channel 1, Signal 0+		38	CH2_3-	LVDS Channel 2, Signal 3-	
14	CH1_1-	LVDS Channel 1, Signal 1-		39	CH2_3+	LVDS Channel 2, Signal 3+	
15	CH1_1+	LVDS Channel 1, Signal 1+	14	40	N.C.	No connection	2
16	CH1_2-	LVDS Channel 1, Signal 2-	70,	41	N.C.	No connection	2
17	CH1_2+	LVDS Channel 1, Signal 2+	Α.	42	N.C.	No connection	
18	GND	Ground		43	N.C.	No connection	
19	CH1_CLK-	LVDS Channel 1, Clock -		44	GND	Ground	
20	CH1_CLK+	LVDS Channel 1, Clock +		45	GND	Ground	
21	GND	Ground		46	GND	Ground	
22	CH1_3-	LVDS Channel 1, Signal 3-		47	N.C.	No connection	2
23	CH1_3+	LVDS Channel 1, Signal 3+		48	V_{DD}	Power Supply Input Voltage	
24	N.C.	No connection	2	49	V_{DD}	Power Supply Input Voltage	
25	N.C.	No connection	2	50	V_{DD}	Power Supply Input Voltage	
<u>. </u>			1	51	V_{DD}	Power Supply Input Voltage	



Note1. Pin number start from the left side as the following figure.




Item	Symbol	Min.	Тур.	Max.	Unit
Input High Threshold Voltage	VIH	2.7	-	3.6	V
Input Low Threshold Voltage	VIL	0		0.6	V


Note4. I2C Data and Clock

ote2.	Please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High). Input control signal threshold voltage definition Item Symbol Min. Typ. Max. Unit Input High Threshold Voltage VIH 2.7 - 3.6 V Input Low Threshold Voltage VIL 0 - 0.6 V I2C Data and Clock Data and Clock Data and Clock timing									
ote3.	e3. Input control signal threshold voltage definition									
		Item	Symbol	Min.	Тур.	Max.	Unit			
	Inpu	t High Threshold Voltage	VIH	2.7	-	3.6	V		0/0	
	Inpu	t Low Threshold Voltage	VIL	0		0.6	V		, ,	
		a and Clock d Clock timing					e	100		
		Parameter			Symbol	Min	-	Тур.	Max	Unit
		SCL clock frequency			fSCL	-		-	350	kHz
		Clock Pulse Width Low		4	tLOW	1.8	5	-	-	us
		Clock Pulse Width High			tHIGH	0.4	ļ	-	-	us
		Clock Low to Data Outpu	t Valid	76	tAA	1.70	5	-	-	us
		Start Setup Time	Su		tSTASU	0.6	5	-	-	us
I2C		Start Hold Time			tSTAHD	0.6	,	-	-	us
		Stop Setup Time			tSTOSU	0.6	;	-	-	us
		Data In Setup Time			tDSU	0.1		-	-	us
		Data In Hold Time			tDHD	0		-	-	us
		SCL/SDA Rise Time			tR	-		-	0.3	us
		SCL/SDA Fall Time			tF	-		-	0.3	us





Input equivalent impedance of SDA/SCL pin




Note5. Write Protection

Mode selection

WP	Note
L or OPEN	Protection
Н	Writable

Input equivalent impedance of WP pin






Note6. LVDS data format selection

LVDS_SEL	Mode
H or OPEN	NS
L	Jeida

Input equivalent impedance of LVDS_SEL pin



Note7. Please leave this pin unoccupied or connect to ground. It can not be connected by any signal (Low/High).






4.3 Input Data Format

4.3.1 LVDS data mapping

LVDS Option NS



Note: x = 1, 2, 3, 4...

LVDS Option JEIDA



Note: x = 1, 2, 3, 4...



4.3.2 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

											I	npu	t Cc	olor I	Data	ì									
	Color				RE	ΞD							GRI	EEN	l						BL	UE			
	Coloi	MS	В					LS	SB	MS	В					LS	B	MS	В					LS	SB
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	B6	B5	B4	ВЗ	B2	B1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	7	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R										7		O	n,												
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
G							4																		
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																									
	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1



5. Signal Timing Specification

5.1 Input Timing

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.


Timing Table (DE only Mode)

t -						
Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Tv	1100	1125	1480	Th
Vertical Section	Active	Tdisp (v)		1080		0
	Blanking	Tblk (v)	20	45	400	Th
	Period	Th	1030	1100	1325	Tclk
Horizontal Section	Active	Tdisp (h)		960		
	Blanking	Tblk (h)	70	140	365	Tclk
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz
©	5	Fh	urch			






The timing diagrams of the input timing






Input interface characteristics


	Parameter	Symbol		Value		Unit	Note
	raiametei	Symbol	Min.	Тур.	Max	Offic	Note
	Input Differential Voltage	V _{ID}	200	400	600	mV_{DC}	1
	Differential Input High Threshold Voltage	V_{TH}	+100		+300	mV_{DC}	1
	Differential Input Low Threshold Voltage	V _{TL}	-300		-100	mV_{DC}	1
-	Input Common Mode Voltage	V _{ICM}	1.1	1.25	1.4	V_{DC}	1
	Input Channel Pair Skew Margin	t _{SKEW (CP)}	-500		+500	ps	2
Interface	Input Channel Pair Skew Margin (only for M'Star MST7428BB)	t _{SKEW (CP)}	-400	7	+400	ps	2
	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	3
	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30		200	KHz	3
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5	6	0.4 0.5	ns	8








Note3. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.




Note4. Receiver Data Input Margin

Parameter	Symbol		Rating		Unit	Note
Parameter	Syllibol	Min	Туре	Max	Offic	Note
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	





5.2 Power Sequence for LCD





Davamatav		Values		l lait
Parameter	Min.	Type.	Max.	Unit
t1	0.4		30	ms
t2	0.1		100	ms
t3	400			ms
t4	0 ^{*1}			ms
t5	0			ms
t6			*2	ms
t7	500			ms
t8	20 ^{*3}		50	ms
t9	0			ms
t10	450		0	ms
t11	150		10	ms

Note:


- (1) t4=0 : concern for residual pattern before BLU turn off.
- (2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3) When user control signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.






6. Mechanical Characteristics


6.1 Open cell and T-con mechanical drawing















6.2 FFC Shape and Dimension Recommendation6.2.1 Connector Type

• FFC connector: P-two 196395-60041-3 SB to CB_0.5 pitch_60Pin or compatible





6.2.2 FFC Drawing



Note1: FFC drawing is provided by connector vendor.





7. Packing


Open cell shipping label (35*7mm)



- 1. S/N Number
- 2. AUO internal use
- 3. Manufactured week
- 4. Model name


Carton Label:







Packing Process_1:




Pallet Dimension:1100*800*140 mm


8 Boxes/Pallet, after stack 8 boxes, then put EPO top cover on it.



Packing Process_2:



Box for 12pcs open cells & 13 pcs spacers



Pallet Dimension:1100*800*140 mm

8 Boxes/Pallet, after stack 8 boxes, then put EPP top cover on it.



8. Precautions

Please pay attention to the followings when you use this TFT LCD Open Cell unit and strongly recommended to contact AUO if module process advice is required.

8.1 Storage


When storing open cell units, the following precautions are necessary.

- (a) Store them in a dark place. Do not expose the open cell unit to sunlight or fluorescent light.
- (b) Store them at the advised storage temperature between 5° C and 35° C at normal humidity(35° rH \sim 75 $^{\circ}$ rH).
- (c) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.
- (d) Be careful of condensation. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.

8.2 Module Assembly

8.2.1 Protection film peeling

- (a) The protection films of polarizer had attached on the both sides of open cell polarizer surfaces. Handlers should peel them off with care. While the protection film is being peeled off, static electricity is easily generated on the polarizer surface. Please follow the instructions listed below to reduce ESD failure risk.
- (b) People who handle the unit should wear antistatic wristbands on hands. The band should be connected to the common ground with a current limiting resistor which is most commonly one megohm, rated at least 1/4 watt with a working voltage rating of 250 volts.
- (c) Connect the grounded pads on source PCB to ground with less than 1 ohm resistance as below figure.
- (d) The peeling direction is recommended in below figure.
- (e) During peeling off process, ionized air should continuously & stably be blown on the surfaces of protection film and polarizer. The flow rate of ionized air should be monitored periodically.
- (f) It is recommended to peel protection films off as slowly as possible. (constant speed more than 8 seconds per film.)
- (g) The protection film should not be contacted to the IC(source and gate) or source PCB.



This figure is an example for peeling off protection film.



8.2.2 Assembly Precautions

- (a) Remove the stains with finger-stalls wearing soft gloves in order to keep the display clean in the process of the incoming inspection and the assembly process. When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (b) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer with bare hands or greasy clothes. (Some cosmetics are detrimental to the polarizer.)
- (c) Use the tray to transport open cell can prevent open cell broken and electrical components damage.
- (d) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the cell. And the frame on which a cell is mounted should have sufficient strength so that external force is not transmitted directly to the cell
- (e) Be careful not to give any extra mechanical stress to the panel when designing the set, and BLU kit.
- (f) Do not use cover case which made of acetic acid type and chlorine type materials because acetic acid type materials generates corrosive gas which will damage the polarizer at high temperature and chlorine type materials causes circuit break by electro-chemical reaction.
- (g) When the panel kit and BLU kit are assembled, the panel kit and BLU kit should be attached to the set system firmly by combining each mounted holes. Be careful not to give the mechanical stress. Electrostatic discharge may easily damage the electronic circuits on the open cell unit. Make certain that treatment persons are grounded, (ex: anti-static wristband or etc) and don't touch interface pin directly.

8.2.3 FFC & PCB Precautions

- (a) Refrain from applying any forces to the source PCB and the drive IC in the process of the handling or installing to the set. If any forces are applied to the product, it may cause damage or a malfunction in the panel kit.
- (b) Do not pull, fold or bend the source COF and the gate COF in any processes.
- (c) This panel has its circuitry of PCB's on the rear side, so it should be handled carefully in order for a force not to be applied.
- (d) Do not touch the pins of the interface connector directly with bare hands.
- (e) The connector is a precision device to connect PCB and transmit electrical signals. Operators should plug/un-plug the connector in parallel way during module assembly.
- (f) The cables between TV SET connector and Control PCB interface should be connected directly to have a minimized length. A longer cable between TV SET connector and Control PCB interface maybe operate abnormal display.

8.2.4 Flicker adjust

In order to prevent potential problems, flicker should be adjusted by optimizing the Vcom value in customer LCM Line through the I2C Interface. Detail settings please refer to appendix section.



8.3 Aging

Be sure to age for over 1 hour at least, which the product is driving initially to stabilize TFT Characteristic.

8.4 Operating Precautions

- (a) Be cautious not to give any strong mechanical shock or any forces to the panel kit. Applying any forces to the panel may cause the abnormal operation or the damage to the panel kit and the back light unit kit.
- (b) Avoid the condensation of water which may result in the improper operation of product.
- (c) It is recommended to operate the LCD product under the normal conditions as below:
 - VDD=12V
 - Temperature=25±10°C
- (d) Response time depends on the temperature. (In lower temperature, it becomes longer)

 (d) If the product will be used under extreme conditions and (d) If the product will be used under extreme conditions such as under high temperature, humidity, display patterns or the operation time etc.., it is strongly recommended to contact AUO for the advice about the application of engineering. Otherwise, its reliability and the function may not be guaranteed. Extreme conditions are commonly found at airports, transit stations, banks, stock markets, and controlling systems.

8.5 Others

- (a) Module designer should apply adequate thermal solutions to keep the electrical components surface temperature under control limit (ex: Source Driver IC 100°C, Components on T-con PCB 85°C) Operations over the temperature can cause damages or decrease of lifetime.
- (b) Protect the TFT LCD open cell unit out of the static electricity in all process. Otherwise the circuit IC could be damaged.

Reference: The environment ESD control standard of AUO


Item 🕓	Control standard
ESD	All environment ESD controlled under 200V
Ground	All equipment ground should be less than 1ohm.
resistance	

- (b) Note that polarizer could be damaged easily. Do not press or scratch the bare surface with the material which is harder than a HB pencil lead.
- (c) Wipe off water droplets or oil immediately. If you leave the droplets for a long time on the product, the stain or the discoloration may occur.
- (d) If the surface of the polarizer is dirty, clean it using the absorbent cotton or the soft cloth.
- (e) If the liquid crystal material leaks from the panel, this should be kept away from the eyes or mouth. If this contacts to hands, legs, or clothes, you must washed it away with soap thoroughly and see a doctor for the medical examination.
- (f) The module has high frequency circuits. The sufficient suppression to the electromagnetic interference should be done by the system manufacturers. The grounding and shielding methods is important to minimize the interference. The sufficient suppression to the EMI should be done by the set manufacturers.



Appendix I - Vcom adjustment

VCOM I2C Tuning Steps



R<mark>G</mark>BRGBR<mark>G</mark>BRGB




WP function

	Writable	Protection	Default (NC)
WP	Н	L	L

Adjust SOP

Step1 Reset

* Device Address is 0x74 (7Bits)



Step2 Read VCOM

* Data = 7Bits

S	Slave Address	W	A	Index Address 1	А	S	Slave Address	R	Α	DATA	NA	Р
	1 1 1 0 1 0 0	0	-	0 0 0 0 0 0 0 1			1 1 1 0 1 0 0	19		XXXXXXX	X	
	0xE8 Device Address +	- W		0x01 VCOM Address		4	0xE9 Device Address +	- R		Data		

Step3 Adjust VCOM

* DVCOM = 8Bits

S	Slave Address	W	Α	Index Address 1	Α	DVCOM	А	Р
	1 1 1 0 1 0 0 0xE8 Device Address +	0 . W		0 0 0 0 0 0 0 1 0x01 VCOM Address		0000000X~111111X 0x00~0xFF VCOM value		

Step4 Write VCOM

S	Slave Address	W	A	Index Address 0	A	Control Byte	A	Р
	1 1 1 0 1 0 0 0xE8 Device Address +	0 - W		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Wı	0 0 0 0 1 0 1 0 0x0A rite DAC to NVM+ O	 UT	EN

Step5 Reset

* Device Address is 0x74 (7Bits)

September 1	S	Slave Address	W	Α	Index Address 0	Α	Control Byte	Α	Р
,	A	1 1 1 0 1 0 0 0xE8 Device Address +	0 W		0 0 0 0 0 0 0 0 0 0x00 Control Address		0 0 0 1 0 0 1 0 0x12 Reset + OUT_EN		