

Model Name: T460HVN02.2

Issue Date: 2012/02/20

(*)Preliminary Specifications(*)Final Specifications

Customer Signature	Date	AUO	Date					
Approved By		Approval By PM Director						
		JackySu = JackySu						
Note		Reviewed By RD Director						
	,	Eugene CC Chen						
		Reviewed By Project Leader	19					
	TO LEGIC	Wayne NC Lee	· 花发					
	•	Prepared By PM Janna Huang Janna	Huang					
C _O "								



Contents

No		
		CONTENTS
		RECORD OF REVISIONS
1		GENERAL DESCRIPTION
2		ABSOLUTE MAXIMUM RATINGS
3		ELECTRICAL SPECIFICATION
	3-1	ELECTRIACL CHARACTERISTICS
	3-2	INTERFACE CONNECTIONS
	3-3	SIGNAL TIMING SPECIFICATION
	3-4	SIGNAL TIMING WAVEFORM
	3-5	COLOR INPUT DATA REFERENCE
	3-6	POWER SEQUENCE
	3-7	BACKLIGHT SPECIFICATION
4		OPTICAL SPECIFICATION
5		MECHANICAL CHARACTERISTICS
6		RELIABILITY TEST ITEMS
7		INTERNATIONAL STANDARD
	7-1	SAFETY
	7-2	EMC
8		PACKING
	8-1	DEFINITION OF LABEL
	8-2	PACKING METHODS
	8-3	PALLET AND SHIPMENT INFORMATION
9		PRECAUTION
	9-1	MOUNTING PRECAUTIONS
	9-2	OPERATING PRECAUTIONS
	9-3	ELECTROSTATIC DISCHARGE CONTROL
	9-4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE
	9-5	STORAGE
	9-6	HANDLING PRECAUTIONS FOR PROTECT FILM



Record of Revision

Version	Date	Page	Description
0.0	2011/11/9		First release
0.1	2011/11/17	4	Update Bezel Opening
0.1	2011/11/17	12	Update LVDS Option
0.1	2011/11/17	24	Update Mechanical Characteristics
0.1	2011/11/17	25, 26	Update ME Drawing
0.2	2012/1/6	6, 17	Update Electrical Characteristics
0.2	2012/1/6	20	Update Optical Specification
		Afficilian.	
		5 *	



1. General Description

This specification applies to the 46.0 inch Color TFT-LCD Module T460HVN02.2. This LCD module has a TFT active matrix type liquid crystal panel 1,920x1,080 pixels, and diagonal size of 46.0 inch. This module supports 1,920x1,080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.


The T460HVN02.2 has been designed to apply the 10-bit 4 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important.

* General Information

Items	Specification	Unit	Note
Active Screen Size	46.00	inch	
Display Area	1018.08(H) x 572.67(V)	mm	
Outline Dimension	1045.9(H) x 602.1(V) x 23.75(D)	mm	D: front bezel to D/B cover
Driver Element	a-Si TFT active matrix		
Bezel Opening	1026.1(H) x 580.2(V)	mm	
Display Colors	10 bit, 1.07B	Colors	
Number of Pixels	1,920x1,080	Pixel	
Pixel Pitch	0.53025(H) x 0.53025(W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze=2%
Rotate Function	Unachievable		Note 1
Display Orientation	Signal input with "A"		Note 2

Note 1: Rotate Function refers to LCD display could be able to rotate.

Note 2: LCD display as below illustrated when signal input with "A".





2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


ltem	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	V _{DD}	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	НОР	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39[°]C and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40 $^{\circ}$ C or less. At temperatures greater than 40 $^{\circ}$ C, the wet bulb temperature must not exceed 39 $^{\circ}$ C.

Note 3: Surface temperature is measured at 50°C Dry condition





3. Electrical Specification

The T460HVN02.2 requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The other is to power Back Light Unit.

3.1 Electrical Characteristics

3.1.1: DC Characteristics

	Parameter	Cymphal		Value		l loit	Note
	Parameter	Symbol	Min.	Тур.	Max	Unit	note
LCD							
Power Su	pply Input Voltage	V_{DD}	10.8	12	13.2	V_{DC}	
Power Su	pply Input Current	I _{DD}		0.69	1.48	Α	1
Power Co	nsumption	P _C		8.28	17.76	Watt	1
Inrush Cu	rrent	I _{RUSH}			4	Α	2
Permissib	le Ripple of Power Supply Input Voltage	V_{RP}		-	V _{DD} * 5%	mV_{pk-pk}	3
	Input Differential Voltage	V _{ID}	200	400	600	mV_{DC}	4
LVDS	Differential Input High Threshold Voltage	V _{TH}	+100		+300	mV_{DC}	4
Interface	Differential Input Low Threshold Voltage	V _{TL}	-300		-100	mV_{DC}	4
	Input Common Mode Voltage	V _{ICM}	1.0	1.25	1.4	V_{DC}	4
CMOS	Input High Threshold Voltage	V _⊩ (High)	2.7	I	3.3	V_{DC}	5
Interface Input Low Threshold Voltage		V _{IL} (Łow)	0		0.6	V _{DC}	5
Backlight	Power Consumption	\mathbf{P}_{BL}		62.4	66.24	Watt	
Life time (MTTF)	ř	30000			Hour	9,10




3.1.2: AC Characteristics


	Parameter	Cymbol		Value		Unit	Note
	Farametei	Symbol	Min.	Тур.	Max	Offic	Note
	Input Channel Pair Skew Margin	t _{SKEW (CP)}	-500		+500	ps	6
LVDS	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	7
Interface	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30	1	200	KHz	7
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5		0.4 0.5	ns	8

Note:

- 1. V_{DD} = 12.0V, Fv = 120Hz, Fclk= 82MHz , 25 $^{\circ}$ C , Test Pattern : White Pattern
- 2. Measurement condition: Rising time = 400us




- 3. Test Condition:
 - (1) The measure point of V_{RP} is in LCM side after connecting the System Board and LCM.
 - (2) Under Max. Input current spec. condition.
- **4.** $V_{ICM} = 1.25V$






- 5. The measure points of V_{IH} and V_{IL} are in LCM side after connecting the System Board and LCM.
- 6. Input Channel Pair Skew Margin



Note: x = 0, 1, 2, 3, 4


7. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures





8. Receiver Data Input Margin

Parameter	Symbol		Rating		Unit	Note
Parameter	Symbol	Min	Туре	Max	Onit	Note
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	



- 9. The relative humidity must not exceed 80% non-condensing at temperatures of 40° C or less. At temperatures greater than 40° C, the wet bulb temperature must not exceed 39° C. When operate at low temperatures, the brightness of LED will drop and the life time of LED will be reduced.
- **10.** The lifetime (MTTF) is defined as the time which luminance of LED is 50% compared to its original value. [Operating condition: Continuous operating at Ta = 25±2℃]



3.2 Interface Connections

■ LCD connector: 187059-51221-1 (P-TWO, LVDS connector) 187060-41221-1 (P-TWO, LVDS connector)

		107000-41221-1 (F-1000, EV		í í	5
PIN	Symbol	Description	PIN	Symbol	Description
1	V_{DD}	Power Supply, +12V DC Regulated	21	CH1_3+	LVDS Channel 1, Signal 3+
2	V_{DD}	Power Supply, +12V DC Regulated	22	CH1_4-	LVDS Channel 1, Signal 4-
3	V_{DD}	Power Supply, +12V DC Regulated	23	CH1_4+	LVDS Channel 1, Signal 4+
4	V_{DD}	Power Supply, +12V DC Regulated	24	GND	Ground
5	V_{DD}	Power Supply, +12V DC Regulated	25	CH3_0-	LVDS Channel 3, Signal 0-
6	N.C.	No connection	26	CH3_0+	LVDS Channel 3, Signal 0+
7	GND	Ground	27	CH3_1-	LVDS Channel 3, Signal 1-
8	GND	Ground	28	CH3_1+	LVDS Channel 3, Signal 1+
9	GND	Ground	29	CH3_2-	LVDS Channel 3, Signal 2-
10	CH1_0-	LVDS Channel 1, Signal 0-	30	CH3_0-	LVDS Channel 3, Signal 2+
11	CH1_0+	LVDS Channel 1, Signal 0+	31	GND	Ground
12	CH1_1-	LVDS Channel 1, Signal 1-	32	CH3_CLK-	LVDS Channel 3, Clock -
13	CH1_1+	LVDS Channel 1, Signal 1+	33	CH3_CLK+	LVDS Channel 3, Clock +
14	CH1_2-	LVDS Channel 1, Signal 2-	34	GND	Ground
15	CH1_2+	LVDS Channel 1, Signal 2+	35	CH3_3-	LVDS Channel 3, Signal 3-
16	GND	Ground	36	CH3_3+	LVDS Channel 3, Signal 3+
17	CH1_CLK-	LVDS Channel 1, Clock -	37	CH3_4-	LVDS Channel 3, Signal 4-
18	CH1_CLK+	LVDS Channel 1, Clock +	38	CH3_4+	LVDS Channel 3, Signal 4+
19	GND	Ground	39	GND	Ground
20	CH1_3-	LVDS Channel 1, Signal 3-	40	N.C.	No connection
			41	N.C.	No connection

Note: N.C.: please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).




1 V _{DD} Power Supply, +12V DC Regulated 2 26 CH4_0+ LVDS Channel 4, Signal 0+ 2 V _{DD} Power Supply, +12V DC Regulated 2 27 CH4_1+ LVDS Channel 4, Signal 1- 3 V _{DD} Power Supply, +12V DC Regulated 2 28 CH4_1+ LVDS Channel 4, Signal 1+ 4 V _{DD} Power Supply, +12V DC Regulated 29 CH4_2- LVDS Channel 4, Signal 2+ 5 V _{DD} Power Supply, +12V DC Regulated 30 CH4_2- LVDS Channel 4, Signal 2+ 6 N.C. No Connection 31 GND Ground 4, Signal 2+ 6 N.C. No Connection 33 CH4_2-LK- LVDS Channel 4, Signal 2+ 8 GND Ground 33 CH4_CLK- LVDS Channel 4, Clock + 8 GND Ground 33 CH4_2-LK- LVDS Channel 4, Clock + 9 GND Ground 34 GND Ground Ground 4 10 CH2_0- LVDS Channel 2, Signal 0- 35 CH4_3- LVDS Channel 4, Signal 3- 12 CH2_1- LVDS Channel 2, Signal 1- 37 CH	PIN	Symbol	Description	PIN	Symbol	Description
3	1	V_{DD}	Power Supply, +12V DC Regulated	26	CH4_0+	LVDS Channel 4, Signal 0+
4 V _{DD} Power Supply, +12V DC Regulated 29 CH4_2- LVDS Channel 4, Signal 2- 5 V _{DD} Power Supply, +12V DC Regulated 30 CH4_2+ LVDS Channel 4, Signal 2+ 6 N.C. No Connection 31 GND Ground 7 GND Ground 32 CH4_CLK- LVDS Channel 4, Clock - 8 GND Ground 34 GND Ground 10 CH2_0- LVDS Channel 2, Signal 0- 35 CH4_3- LVDS Channel 4, Signal 3- 11 CH2_0+ LVDS Channel 2, Signal 1- 37 CH4_3- LVDS Channel 4, Signal 3- 12 CH2_1- LVDS Channel 2, Signal 1- 37 CH4_4- LVDS Channel 4, Signal 4- 13 CH2_1+ LVDS Channel 2, Signal 1- 37 CH4_4- LVDS Channel 4, Signal 4- 14 CH2_2+ LVDS Channel 2, Signal 2- 39 GND Ground 15 CH2_2+ LVDS Channel 2, Signal 2- 40 N.C. No Connection 17 CH2_CLK-	2		Power Supply, +12V DC Regulated	27	CH4_1-	LVDS Channel 4, Signal 1-
5 V _{DD} Power Supply, +12V DC Regulated 30 CH4_2+ LVDS Channel 4, Signal 2+ 6 N.C. No Connection 31 GND Ground 7 GND Ground 32 CH4_CLK- LVDS Channel 4, Clock - 8 GND Ground 34 GND Ground 9 GND Ground 34 GND Ground 10 CH2_0- LVDS Channel 2, Signal 0- 35 CH4_3- LVDS Channel 4, Signal 3- 11 CH2_0- LVDS Channel 2, Signal 0- 36 CH4_3- LVDS Channel 4, Signal 3- 12 CH2_1- LVDS Channel 2, Signal 1- 37 CH4_4- LVDS Channel 4, Signal 3- 12 CH2_1- LVDS Channel 2, Signal 1- 38 CH4_4+ LVDS Channel 4, Signal 4- 13 CH2_1- LVDS Channel 2, Signal 2- 39 GND Ground 15 CH2_2- LVDS Channel 2, Signal 2- 40 N.C. No Connection 16 GND Ground 41 <	3	V _{DD}	Power Supply, +12V DC Regulated	28	CH4_1+	LVDS Channel 4, Signal 1+
6 N.C. No Connection 31 GND Ground 7 GND Ground 32 CH4_CLK- LVDS Channel 4, Clock - 8 GND Ground 33 CH4_CLK+ LVDS Channel 4, Clock + 9 GND Ground 34 GND Ground 10 CH2_0- LVDS Channel 2, Signal 0- 35 CH4_3- LVDS Channel 4, Signal 3- 11 CH2_0+ LVDS Channel 2, Signal 1- 36 CH4_3+ LVDS Channel 4, Signal 3- 12 CH2_1- LVDS Channel 2, Signal 1- 37 CH4_4- LVDS Channel 4, Signal 4+ 13 CH2_1+ LVDS Channel 2, Signal 1- 38 CH4_4+ LVDS Channel 4, Signal 4+ 14 CH2_2- LVDS Channel 2, Signal 2- 39 GND Ground 15 CH2_2+ LVDS Channel 2, Signal 2- 39 GND Ground 16 GND Ground 41 N.C. No Connection 17 CH2_CLK- LVDS Channel 2, Signal 3- 45 <td< td=""><td>4</td><td>V_{DD}</td><td>Power Supply, +12V DC Regulated</td><td>29</td><td>CH4_2-</td><td>LVDS Channel 4, Signal 2-</td></td<>	4	V_{DD}	Power Supply, +12V DC Regulated	29	CH4_2-	LVDS Channel 4, Signal 2-
7 GND Ground 32 CH4_CLK- LVDS Channel 4, Clock - 8 GND Ground 33 CH4_CLK+ LVDS Channel 4, Clock + 9 GND Ground 34 GND Ground 10 CH2_0- LVDS Channel 2, Signal 0- 35 CH4_3- LVDS Channel 4, Signal 3- 11 CH2_0- LVDS Channel 2, Signal 1- 36 CH4_3+ LVDS Channel 4, Signal 3- 12 CH2_1- LVDS Channel 2, Signal 1- 37 CH4_4- LVDS Channel 4, Signal 4- 13 CH2_1- LVDS Channel 2, Signal 1- 38 CH4_4+ LVDS Channel 4, Signal 4- 14 CH2_2- LVDS Channel 2, Signal 2- 39 GND Ground 15 CH2_2+ LVDS Channel 2, Signal 2- 40 N.C. No Connection 16 GND Ground 41 N.C. No Connection 17 CH2_CLK- LVDS Channel 2, Clock - 42 3D_EN 3D_EN_Signal (Input Signal) 18 CH2_3- LVDS Channel 2, Si	5	V_{DD}	Power Supply, +12V DC Regulated	30	CH4_2+	LVDS Channel 4, Signal 2+
8 GND Ground 33 CH4_CLK+ LVDS Channel 4, Clock + 9 GND Ground 34 GND Ground 10 CH2_0- LVDS Channel 2, Signal 0- 35 CH4_3- LVDS Channel 4, Signal 3- 11 CH2_0- LVDS Channel 2, Signal 0- 36 CH4_3+ LVDS Channel 4, Signal 3- 12 CH2_1- LVDS Channel 2, Signal 1- 37 CH4_4- LVDS Channel 4, Signal 4- 13 CH2_1+ LVDS Channel 2, Signal 1- 38 CH4_4+ LVDS Channel 4, Signal 4+ 14 CH2_2- LVDS Channel 2, Signal 2- 39 GND Ground 15 CH2_2- LVDS Channel 2, Signal 2- 40 N.C. No Connection 16 GND Ground 41 N.C. No Connection 17 CH2_2+ LVDS Channel 2, Clock - 42 3D_EN_Signal (Input Signal) 18 CH2_GLK+ LVDS Channel 2, Signal 3- 45 V_SYNC_OUT V_SYNC_OUT (Output Signal) 20 CH2_3- LVDS Channel	6	N.C.	No Connection	31	GND	Ground
9 GND Ground 34 GND Ground 10 CH2_0- LVDS Channel 2, Signal 0- 35 CH4_3- LVDS Channel 4, Signal 3- 11 CH2_0+ LVDS Channel 2, Signal 0- 36 CH4_3+ LVDS Channel 4, Signal 3+ 12 CH2_1- LVDS Channel 2, Signal 1- 37 CH4_4- LVDS Channel 4, Signal 4- 13 CH2_1+ LVDS Channel 2, Signal 1- 38 CH4_4+ LVDS Channel 4, Signal 4- 14 CH2_2- LVDS Channel 2, Signal 2- 39 GND Ground 15 CH2_2+ LVDS Channel 2, Signal 2- 40 N.C. No Connection 16 GND Ground 41 N.C. No Connection 17 CH2_CLK- LVDS Channel 2, Clock - 42 3D_EN 3D_EN_Signal (Input Signal) 18 CH2_CLK- LVDS Channel 2, Signal 3- 45 V_SYNC_OUT V_SYNC_OUT (Output Signal) 20 CH2_3- LVDS Channel 2, Signal 3- 45 V_Signal N.C. No Connection <	7	GND	Ground	32	CH4_CLK-	LVDS Channel 4, Clock -
10 CH2_0- LVDS Channel 2, Signal 0- 35 CH4_3- LVDS Channel 4, Signal 3- 11 CH2_0+ LVDS Channel 2, Signal 0+ 36 CH4_3+ LVDS Channel 4, Signal 3+ 12 CH2_1- LVDS Channel 2, Signal 1- 37 CH4_4- LVDS Channel 4, Signal 4- 13 CH2_1+ LVDS Channel 2, Signal 1- 38 CH4_4+ LVDS Channel 4, Signal 4+ 14 CH2_2- LVDS Channel 2, Signal 2- 39 GND Ground 15 CH2_2+ LVDS Channel 2, Signal 2- 40 N.C. No Connection 16 GND Ground 41 N.C. No Connection 17 CH2_CLK- LVDS Channel 2, Clock - 42 3D_EN 3D_EN_Signal (Input Signal) 18 CH2_CLK- LVDS Channel 2, Signal 3- 45 V_SYNC_OUT V_SYNC_OUT (Output Signal) 19 GND Ground 44 N.C. No Connection 21 CH2_3- LVDS Channel 2, Signal 4- 47 N.C. No Connection 23	8	GND	Ground	33	CH4_CLK+	LVDS Channel 4, Clock +
11 CH2_0+ LVDS Channel 2, Signal 0+ 36 CH4_3+ LVDS Channel 4, Signal 3+ 12 CH2_1- LVDS Channel 2, Signal 1- 37 CH4_4- LVDS Channel 4, Signal 4- 13 CH2_1+ LVDS Channel 2, Signal 1- 38 CH4_4+ LVDS Channel 4, Signal 4+ 14 CH2_2- LVDS Channel 2, Signal 2- 39 GND Ground 15 CH2_2+ LVDS Channel 2, Signal 2- 40 N.C. No Connection 16 GND Ground 41 N.C. No Connection 17 CH2_CLK- LVDS Channel 2, Clock - 42 3D_EN Signal (Input Signal) 18 CH2_CLK+ LVDS Channel 2, Clock + 43 N.C. No Connection 19 GND Ground 44 N.C. No Connection 20 CH2_3- LVDS Channel 2, Signal 3- 45 V_SYNC_OUT V_SYNC_OUT (Output Signal) 21 CH2_4- LVDS Channel 2, Signal 4- 47 N.C. No Connection 24 GND	9	GND	Ground	34	GND	Ground
12 CH2_1- LVDS Channel 2, Signal 1- 37 CH4_4- LVDS Channel 4, Signal 4- 13 CH2_1+ LVDS Channel 2, Signal 1+ 38 CH4_4+ LVDS Channel 4, Signal 4+ 14 CH2_2- LVDS Channel 2, Signal 2- 39 GND Ground 15 CH2_2+ LVDS Channel 2, Signal 2+ 40 N.C. No Connection 16 GND Ground 41 N.C. No Connection 17 CH2_CLK- LVDS Channel 2, Clock - 42 3D_EN Signal (Input Signal) 18 CH2_CLK+ LVDS Channel 2, Clock + 43 N.C. No Connection 19 GND Ground 44 N.C. No Connection 20 CH2_3- LVDS Channel 2, Signal 3- 45 V_SYNC_OUT V_SYNC_OUT (Output Signal) 21 CH2_3- LVDS Channel 2, Signal 4- 47 N.C. No Connection 23 CH2_4- LVDS Channel 2, Signal 4- 47 N.C. No Connection 24 GND Ground <td>10</td> <td>CH2_0-</td> <td>LVDS Channel 2, Signal 0-</td> <td>35</td> <td>CH4_3-</td> <td>LVDS Channel 4, Signal 3-</td>	10	CH2_0-	LVDS Channel 2, Signal 0-	35	CH4_3-	LVDS Channel 4, Signal 3-
13 CH2_1+ LVDS Channel 2, Signal 1+ 38 CH4_4+ LVDS Channel 4, Signal 4+ 14 CH2_2- LVDS Channel 2, Signal 2- 39 GND Ground 15 CH2_2+ LVDS Channel 2, Signal 2+ 40 N.C. No Connection 16 GND Ground 41 N.C. No Connection 17 CH2_CLK- LVDS Channel 2, Clock - 42 3D_EN Signal (Input Signal) 18 CH2_CLK+ LVDS Channel 2, Clock + 43 N.C. No Connection 19 GND Ground 44 N.C. No Connection 20 CH2_3- LVDS Channel 2, Signal 3- 45 V_SYNC_OUT V_SYNC_OUT (Output Signal) 21 CH2_3+ LVDS Channel 2, Signal 4- 47 N.C. No Connection 23 CH2_4+ LVDS Channel 2, Signal 4+ 48 L/R Signal Indication in 3D Mode (Input Signal) 24 GND Ground 49 Shutter Glass Sync Signal (Output Signal) 24 GND Ground Ana	11	CH2_0+	LVDS Channel 2, Signal 0+	36	CH4_3+	LVDS Channel 4, Signal 3+
14 CH2_2- LVDS Channel 2, Signal 2- 39 GND Ground 15 CH2_2+ LVDS Channel 2, Signal 2+ 40 N.C. No Connection 16 GND Ground 41 N.C. No Connection 17 CH2_CLK- LVDS Channel 2, Clock - 42 3D_EN Signal (Input Signal) 18 CH2_CLK+ LVDS Channel 2, Clock + 43 N.C. No Connection 19 GND Ground 44 N.C. No Connection 20 CH2_3- LVDS Channel 2, Signal 3- 45 V_SYNC_OUT V_SYNC_OUT (Output Signal) 21 CH2_3+ LVDS Channel 2, Signal 4- 47 N.C. No Connection 22 CH2_4- LVDS Channel 2, Signal 4+ 48 Indication in 3D Mode (Input Signal) L/R Signal Indication in 3D Mode (Input Signal) 24 GND Ground 49 Shutter Glass Sync Signal (Output Signal) Signal) 24 GND Ground 49 Shutter Glass Sync Signal (Output Signal) Left: High Right: Low	12	CH2_1-	LVDS Channel 2, Signal 1-	37	CH4_4-	LVDS Channel 4, Signal 4-
15 CH2_2+ LVDS Channel 2, Signal 2+ 40 N.C. No Connection 16 GND Ground 41 N.C. No Connection 17 CH2_CLK- LVDS Channel 2, Clock - 42 3D_EN 3D_EN_Signal (Input Signal) 18 CH2_CLK+ LVDS Channel 2, Clock + 43 N.C. No Connection 19 GND Ground 44 N.C. No Connection 20 CH2_3- LVDS Channel 2, Signal 3- 45 V_SYNC_OUT V_SYNC_OUT (Output Signal) 21 CH2_3- LVDS Channel 2, Signal 3+ 46 N.C. No Connection 22 CH2_4- LVDS Channel 2, Signal 4- 47 N.C. No Connection 23 CH2_4+ LVDS Channel 2, Signal 4+ 48 L/R Signal (Input Signal) L/R Signal Indication in 3D Mode (Input Signal) 24 GND Ground 49 Shutter Glass Sync Signal (Output Signal) 24 GND Ground 49 Shutter Glass Sync Signal (Output Signal) 25 CH4_0- <	13	CH2_1+	LVDS Channel 2, Signal 1+	38	CH4_4+	LVDS Channel 4, Signal 4+
16 GND Ground 41 N.C. No Connection 17 CH2_CLK- LVDS Channel 2, Clock - 42 3D_EN 3D_EN_Signal (Input Signal) 18 CH2_CLK+ LVDS Channel 2, Clock + 43 N.C. No Connection 19 GND Ground 44 N.C. No Connection 20 CH2_3- LVDS Channel 2, Signal 3- 45 V_SYNC_OUT V_SYNC_OUT (Output Signal) 21 CH2_3+ LVDS Channel 2, Signal 3+ 46 N.C. No Connection 22 CH2_4- LVDS Channel 2, Signal 4- 47 N.C. No Connection 23 CH2_4+ LVDS Channel 2, Signal 4+ 48 LVR Signal Indication in 3D Mode (Input Signal) L frame: High R frame: Low 24 GND Ground 49 Shutter Glass Sync Signal (Output Signal) Left: High Right: Low 25 CH4_0- LVDS Channel 4, Signal 0- 50 N.C. No Connection 26 CH4_0- LVDS Channel 4, Signal 0- 50 N.C. No Connection 27 N.C. No Connection 28 N.C. Shutter Glass Sync Signal (Output Signal) 19 CH2_CLK- LVDS Channel 4, Signal 0- 50 N.C. No Connection 29 Shutter Glass Sync Signal (Output Signal) 10 Left: High Right: Low 10 Right: Low Right: Low Right: Low 20 CH4_0- LVDS Channel 4, Signal 0- 50 N.C. No Connection 20 CH2_3- LVDS Channel 4, Signal 0- 50 N.C. No Connection 20 CH2_3- LVDS Channel 4, Signal 0- 50 N.C. No Connection 21 CH2_3- LVDS Channel 4, Signal 0- 50 N.C. No Connection 22 CH2_4- LVDS Channel 4, Signal 0- 50 N.C. No Connection 24 CH2_1- LVDS Channel 4, Signal 0- 50 N.C. No Connection 25 CH4_0- LVDS Channel 4, Signal 0- 50 N.C. No Connection 30 CH2_1- LVDS Channel 4, Signal 0- 50 N.C. No Connection 30 CH2_1- LVDS Channel 4, Signal 0- 50 N.C. No Connection 31 CH2_1- LVDS Channel 4, Signal 0- 50 N.C. No Connection 31 CH2_1- LVDS Channel 2, Signal 3- 45 N.C. No Connection 32 CH2_1- LVDS Channel 2, Signal 3- 45 N.C. No Connection 33 CH2_1- LVD	14	CH2_2-	LVDS Channel 2, Signal 2-	39	GND	Ground
17 CH2_CLK- LVDS Channel 2, Clock - 42 3D_EN 3D_EN_Signal (Input Signal) 18 CH2_CLK+ LVDS Channel 2, Clock + 43 N.C. No Connection 19 GND Ground 44 N.C. No Connection 20 CH2_3- LVDS Channel 2, Signal 3- 45 V_SYNC_OUT V_SYNC_OUT (Output Signal) 21 CH2_3+ LVDS Channel 2, Signal 3+ 46 N.C. No Connection 22 CH2_4- LVDS Channel 2, Signal 4- 47 N.C. No Connection L/R Signal Indication in 3D Mode (Input Signal) L frame: High R frame: Low 24 GND Ground 49 Shutter Glass Sync Signal (Output Signal) 24 GND Ground 49 Shutter Glass Sync Signal (Output Signal) 25 CH4_0- LVDS Channel 4, Signal 0- 50 N.C. No Connection	15	CH2_2+	LVDS Channel 2, Signal 2+	40	N.C.	No Connection
18 CH2_CLK+ LVDS Channel 2, Clock + 43 N.C. No Connection 19 GND Ground 44 N.C. No Connection 20 CH2_3- LVDS Channel 2, Signal 3- 45 V_SYNC_OUT V_SYNC_OUT (Output Signal) 21 CH2_3+ LVDS Channel 2, Signal 3+ 46 N.C. No Connection 22 CH2_4- LVDS Channel 2, Signal 4- 47 N.C. No Connection L/R Signal Indication in 3D Mode (Input Signal) L frame: High R frame: Low Mode Shutter Glass Sync Signal (Output Signal) Signal) Left: High Right: Low Signal Left: High Right: Low 25 CH4_0- LVDS Channel 4, Signal 0- 50 N.C. No Connection	16	GND	Ground	41	N.C.	No Connection
19 GND Ground 44 N.C. No Connection 20 CH2_3- LVDS Channel 2, Signal 3- 45 V_SYNC_OUT (Output Signal) 21 CH2_3+ LVDS Channel 2, Signal 3+ 46 N.C. No Connection 22 CH2_4- LVDS Channel 2, Signal 4- 47 N.C. No Connection 23 CH2_4+ LVDS Channel 2, Signal 4+ 48 LVBS Channel 4, Signal Left: High Right: Low 24 GND Ground 49 Shutter Glass Sync Signal (Output Signal) 25 CH4_0- LVDS Channel 4, Signal 0- 50 N.C. No Connection	17	CH2_CLK-	LVDS Channel 2, Clock -	42	3D_EN	3D_EN_Signal (Input Signal)
20 CH2_3- LVDS Channel 2, Signal 3- 45 V_SYNC_OUT (Output Signal) 21 CH2_3+ LVDS Channel 2, Signal 3+ 46 N.C. No Connection 22 CH2_4- LVDS Channel 2, Signal 4- 47 N.C. No Connection 23 CH2_4+ LVDS Channel 2, Signal 4+ 48 LVDS Channel 49 Shutter Glass Sync Signal (Output Signal) 24 GND Ground 49 Shutter Glass Sync Signal (Output Signal) 25 CH4_0- LVDS Channel 4, Signal 0- 50 N.C. No Connection	18	CH2_CLK+	LVDS Channel 2, Clock +	43	N.C.	No Connection
21 CH2_3+ LVDS Channel 2, Signal 3+ 46 N.C. No Connection 22 CH2_4- LVDS Channel 2, Signal 4- 47 N.C. No Connection 23 CH2_4+ LVDS Channel 2, Signal 4+ 48 LVDS Channel 4, Signal 6- 50 N.C. No Connection	19	GND	Ground	44	N.C.	No Connection
22 CH2_4- LVDS Channel 2, Signal 4- 47 N.C. No Connection L/R Signal Indication in 3D Mode (Input Signal) L/R Signal Indication in 3D L frame: High R frame: Low Shutter Glass Sync Signal (Output Signal) Signal Left: High Right: Low 25 CH4_0- LVDS Channel 4, Signal 0- 50 N.C. No Connection	20	CH2_3-	LVDS Channel 2, Signal 3-	45	V_SYNC_OUT	SYNC_OUT (Output Signal)
CH2_4+ LVDS Channel 2, Signal 4+ 48 L/R Signal Indication in 3D Mode (Input Signal) L frame: High R frame: Low Shutter Glass Sync Signal (Output Signal) L frame: High R frame: Low Shutter Glass Sync Signal (Output Signal) L frame: High R frame: Low Shutter Glass Sync Signal (Output Signal) Left: High Right: Low CH4_0- LVDS Channel 4, Signal 0- 50 N.C. No Connection	21	CH2_3+	LVDS Channel 2, Signal 3+	46	N.C.	No Connection
23 CH2_4+ LVDS Channel 2, Signal 4+ 48 Indication in 3D	22	CH2_4-	LVDS Channel 2, Signal 4-	47	N.C.	No Connection
CH2_4+ LVDS Channel 2, Signal 4+ 48 Indication in 3D					L/R Signal	L/R Signal Indication in 3D Mode
Mode L frame: High R frame: Low Shutter Glass Sync Signal (Output Signal) Left: High Right: Low CH4_0- L frame: High R frame: Low No Connection	22	C⊔2 4:	IVDS Channal 2 Signal 41	40		(Input Signal)
R frame: Low Shutter Glass Sync Signal (Output Signal) Signal Signal Left: High Right: Low CH4_0- LVDS Channel 4, Signal 0- 50 N.C. No Connection	23	CH2_4+	LVDS Channel 2, Signal 4+	40		L frame: High
24 GND Ground 49 Shutter Glass Sync Signal) Signal Left: High Right: Low 25 CH4_0- LVDS Channel 4, Signal 0- 50 N.C. No Connection					Mode	R frame: Low
24 GND Ground 49 Signal Left: High Right: Low 25 CH4_0- LVDS Channel 4, Signal 0- 50 N.C. No Connection				All .		Shutter Glass Sync Signal (Output
Signal Left: High Right: Low 25 CH4_0- LVDS Channel 4, Signal 0- 50 N.C. No Connection	24	CND	Crown d	40	Shutter Glass Sync	Signal)
25 CH4_0- LVDS Channel 4, Signal 0- 50 N.C. No Connection	24	GND	Ground	49	Signal	Left: High
						Right: Low
51 N.C. No Connection	25	CH4_0-	LVDS Channel 4, Signal 0-	50	N.C.	No Connection
				51	N.C.	No Connection

Note: N.C. : please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).



LVDS Option → JEIDA



Note: x = 1, 2, 3, 4...

No Confidential Hor HIX Intertial Use Orbit 120 (3) 3449



3.3 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Timing Table (DE only Mode) (TBD)


<u> </u>	, , ,					
Signal	ltem	Symbol	Min.	Тур.	Max	Unit
	Period	Tv	1096	1130	1392	Th
Vertical Section	Active	Tdisp (v)				
	Blanking	Tblk (v)	16	50	312	Th
	Period	Th	520	570	580	Tclk
Horizontal Section	Active	Tdisp (h)		480		
	Blanking	Tblk (h)	40	90	100	Tclk
Clock	Frequency	Fclk=1/Tclk	64.8	77.29	80.74	MHz
Vertical Frequency	Frequency	Fv	94	120	122	Hz
Horizontal Frequency	Frequency	Fh	120	135.6	139.2	KHz

Notes:

- (1) Display position is specific by the rise of DE signal only.
 Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.
- (2)Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4)The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



3.4 Signal Timing Waveforms





3.5 Color Input Data Reference


The brightness of each primary color (red, green and blue) is based on the 10 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

									LU	1 \		ΆI			\E																
												ì		lr	nput				l			ı									
	Color					RI	ΞD					GREEN									BLUE										
		MSB		l .			LS				SB	M	SB							LS	SB	MSB						LSB			
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	B8	В7	В6	В5	В4	ВЗ	B2	В1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Basic	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																			\	V.							,				
	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	-0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G													~6	<u></u>																	
	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	W.	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В											,			J									,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				,				
	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
		ć	8		•			-	-						•						•										
)																													
	BLUE(1023)																														
	V																														



3.6 Power Sequence for LCD (TBD)



5 .				
Parameter	Min.	Туре.	Max.	Unit
t1	0.4		30	ms
t2	0.1		50	ms
t3	450			ms
t4	o ^{*1}			ms
t5	0	<u> </u>		ms
t6		12	*2 	ms
t7	500			ms
t8	10 ^{*3}		50	ms
t9	0			ms

Note:

- (1) t4=0 : concern for residual pattern before BLU turn off.
- (2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3) When CMOS Interface signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.



3.7 Backlight Specification

The backlight unit contains 2pcs light bar.

3.7.1 Electrical specification

	ltom	Item Symbol		Condition		Spec		Unit	Note
	item	Syli	iiboi	Condition	Min	Тур	Max	O.IIIC	Note
1	Input Voltage	VD	DB	-	22.8	24	25.2	VDC	-
2	Input Current	I _{DDB}	(2D)	VDDB=24V		2.6	2.76	ADC	1
	input Guirent	I _{DDB}	(3D)	VDDD-24V		2.03	2.16	ADC	2
3	P _{DDB} (2D)		β(2D)	VDDB=24V		62.5	66.4	W	1
3	Input Power	P _{DDE}	3(3D)	VDDB=24V		48.7	51.8	W	2
4	Inrush Current	I _{RUSH}		VDDB=24V			10	Apeak	3
5	Control signal voltage		Hi	- VDDB=24V	2	-	5.5	VDC -	-
5		V_{Signal}	Low		0	-	0.8		4
6	Control signal current	I _{Sig}	gnal	VDDB=24V	-	-	1.5	mA	-
7	External PWM Duty ratio (input duty ratio)	D_EI	PWM	VDDB=24V	0	-	100	%	5,6
8	External PWM Frequency	F_EPWM		VDDB=24V	110	180	240	Hz	5,6
9	DET status signal	DET status signal DET Lo	н	VDDB=24V	Ope	en Colle	ctor	VDC	7
9	DET Status signal		VDDB-24V	0	-	0.8	VDC	7	
10	Input Impedance	R	in	VDDB=24V	300			Kohm	-

Note 1: Dimming ratio= 100%, ILED= 1x typ, (Ta=25±5°, Turn on for 45minutes)

Note 2: Dimming ratio= 20%, ILED= 3x typ, ($Ta=25\pm5^{\circ}$ C, Turn on for 45minutes)

Note 3: MAX input current at all operating mode measurement condition Rising time = 20ms (VDDB: 10%~90%)

Note 4: When BLU off (VDDB = 24V , VBLON = 0V) , IDDB (max) = 0.1A

Note 5: Less than 5% dimming control is functional well and no backlight shutdown happened

Note 6: D_EPWM and F_EPWM are available only at 2D mode

Note 7: Normal: 0~0.8V; Abnormal: Open collector



3.7.2 Input Pin Assignment

LED driver board connector : CI0114M1HR0-NH(CviLux)

Pin	Symbol	Description
1	VDDB	Operating Voltage Supply, +24V DC regulated
2	VDDB	Operating Voltage Supply, +24V DC regulated
3	VDDB	Operating Voltage Supply, +24V DC regulated
4	VDDB	Operating Voltage Supply, +24V DC regulated
5	VDDB	Operating Voltage Supply, +24V DC regulated
6	BLGND	Ground and Current Return
7	BLGND	Ground and Current Return
8	BLGND	Ground and Current Return
9	BLGND	Ground and Current Return
10	BLGND	Ground and Current Return
11	DET	BLU status detection: Normal : 0~0.8V ; Abnormal : Open collector (Recommend Pull high R > 10K, VDD = 3.3V)
12	VBLON	BLU On-Off control: High/Open (2~5.5V) : BL On Low (0~0.8V/GND) : BL Off
13	NC	NC NC
14	PDIM(*)	External PWM (0%~100% Duty, open for 100%)

(Note*)


PWM Dimming range:




- IF External PWM function less than 5% dimming ratio, Judge condition as below:
- (1)Backlight module must be lighted ON normally.
- (2)All protection function must work normally.
- (3)Uniformity and flicker could not be guaranteed



3.7.3 Power Sequence for Backlight



Dip condition for Inverter




Donomoton		11					
Parameter	Min	Тур	Max	Units			
T1	20	<u>-</u>	-	ms			
T2	500	-	-	ms			
Т3	250	-	-	ms			
T4	0	-	-	ms			
T5	1	-	-	ms			
T6	-	-	10	ms			



4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of φ and θ equal to 0° .

Fig.1 presents additional information concerning the measurement equipment and method.



Parameter	Comele el	Values			Unit	Notes
Parameter	Symbol	Min.	Тур.	Max	Unit	Notes
Contrast Ratio	CR	3200	4000			1
Surface Luminance (White)	L _{WH}	320	400	<u> </u>	cd/m ²	2
Luminance Variation	δ _{WHITE(9P)}		- 0	1.33		3
Response Time (G to G)	Тү		5.5		Ms	4
Color Gamut	NTSC		72		%	
Color Coordinates						
Red	R_X		0.640			
	R_Y		0.330			
Green	G _X	O Call	0.310			
	G _Y	Turn 0.02	0.620	Turn 0.02		
Blue	Bx	Тур0.03	0.150	Тур.+0.03		
	B_Y		0.050			
White	W _X		0.280			
	W_{Y}		0.290			
Viewing Angle						5
x axis, right(φ=0°)	θ_{r}		89		degree	
x axis, left(φ=180°)	θι		89		degree	
y axis, up(φ=90°)	θ_{u}		89		degree	
y axis, down (φ=270°)	$ heta_{ t d}$		89		degree	



Note:

1. Contrast Ratio (CR) is defined mathematically as:

- 2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. LED input VDDB =24V, I_{DDB}. = 2.89, L_{WH}=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance, δWHITE is defined (center of Screen) as:

 $\delta_{\text{WHITE(9P)}}$ = Maximum($L_{\text{on1}}, L_{\text{on2}}, ..., L_{\text{on9}}$)/ Minimum($L_{\text{on1}}, L_{\text{on2}}, ..., L_{\text{on9}}$)

4. Response time T_{γ} is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on F_{ν} =120Hz to optimize.

Measured				Target		
Response Time		0%	25%	50%	75%	100%
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
	75 %	75% to 0%	75% to 25%	75% to 50%		75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	

 T_{γ} is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of grey(bright) " and "any level of gray(dark)".

Any level of gray (Bright)

Any level of gray (Dark)

Any level of gray (Bright)








FIG. 2 Luminance



5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For Confidential For IIII more information see FIG3.

FIG.3 Viewing Angle









5. Mechanical Characteristics


The contents provide general mechanical characteristics for the model T460HVN02.2. In addition the figures in the next page are detailed mechanical drawing of the LCD.

ltem		Dimension	Unit	Note
Outline Dimension	Horizontal	1045.9	Mm	
	Vertical	602.1	mm	
	Depth (Dmin)	15.1	mm	
	Depth (Dmax)	23.75	mm	to D/B cover
Weight	108	00	g	

ENO Coffider that How His Christian 1980 Coffider that His Christian 1980 Coffider that His Christian 1980 Coffider that H




Front View





Back View





6. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60°C , 300hrs
2	Low temperature storage test	3	-20°ℂ , 300hrs
3	High temperature operation test	3	50℃, 300hrs
4	Low temperature operation test	3	-5℃, 300hrs
5	Vibration test (non-operation)	3	Wave form : Random Overall average energy level : 1.0Grms Bandwidth & Level : 10~300Hz X axis, Horizontal, face up, 10min Y axis, Horizontal, face up, 10min Z axis, Horizontal, face up, 10min one time each direction
6	Shock test (non-operation)	3	Wave Form: Half Sine Wave Shock Level, 50G, 11ms in ±X, ±Y axis 35G, 11ms in ±Z axis *One time each direction
7	Vibration test (With carton)	1(PKG)	Random wave (1.05G RMS, 10-200Hz) 10mins/ Per each X,Y,Z axes
8	Drop test (With carton)	1(PKG)	Drop Height: 25.4 cm, Surround four flats and bottom flat twice (ASTMD4169-I)



7. International Standard

7.1 Safety

- (1) UL 60950-1, UL 60065; Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
- (2) IEC 60950-1 : 2001, IEC 60065:2001 ; Standard for Safety of International Electrotechnical Commission
- (3) EN 60950 : 2001+A11, EN 60065:2002+A1:2006; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

7.2 EMC

- (1) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998




8. Packing

8-1 DEFINITION OF LABEL:

A. Panel Label:





Green mark description

- (1) For Pb Free Product, AUO will add (Pb) for identification.
- (2) For RoHs compatible products, AUO will add RoHS for identification.


Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)

B. Carton Label:






8-2 PACKING METHODS:





8-3 Pallet and Shipment Information

			Specification					
	ltem	Qty.	Qty. Dimension Weight (kg)		Remark			
1	Packing Box	7pcs/box	7pcs/box 1160(L)mm*375(W)mm*690(H)mm 81.6					
2	Pallet	1	1180(L)mm*1150(W)mm*132(H)mm 18					
3	Boxes per Pallet	3 boxes/Pal	B boxes/Pallet (By Air) ; 3 Boxes/Pallet (By Sea)					
4	Panels per Pallet	21pcs/pallet	21pcs/pallet(By Air) ; 21 pcs/Pallet (By Sea)					
5	Pallet	21(by Air)	21(by Air) 1180(L)mm*1150(W)mm*822(H)mm (by Air) 262.8(by Air)					
	after packing	63(by Sea)	1180(L)mm*1150(W)mm*2466(H)mm (by Sea)	788.4(by Sea)	40ft HQ			





9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

9-1 MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer.

 Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

9-2 OPERATING PRECAUTIONS

- (1) The device listed in the product specification sheets was designed and manufactured for TV application
- (2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (3) Response time depends on the temperature. (In lower temperature, it becomes longer..)
- (4) Brightness of CCFL depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall



be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

9-3 ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

9-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

9-5 STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

9-6 HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.