$\langle p \rangle$



T460HVN05.2 SKD Product Specification Rev.0.

Model Name: T460HVN05.2

Issue Date : 2013/02/05

() Preliminary Specifications

(*) Final Specifications

Customer Signature	Date	AUO	Date
Approved By		Approval By PM Director	
Note		Reviewed By RD Director	

© Copyright AU Optronics Corp. 2013 All Rights Reserved.

 \oslash



T460HVN05.2 SKD Product Specification Rev.0.

Contents

No		
		CONTENTS
		RECORD OF REVISIONS
1		GENERAL DESCRIPTION
2		ABSOLUTE MAXIMUM RATINGS
3		ELECTRICAL SPECIFICATION
	3-1	ELECTRIACL CHARACTERISTICS
	3-2	INTERFACE CONNECTIONS
	3-3	SIGNAL TIMING SPECIFICATION
	3-4	SIGNAL TIMING WAVEFORM
	3-5	COLOR INPUT DATA REFERENCE
	3-6	POWER SEQUENCE
	3-7	BACKLIGHT SPECIFICATION
4		OPTICAL SPECIFICATION
5		MECHANICAL CHARACTERISTICS
6		RELIABILITY TEST ITEMS
7		PACKING
	7-1	DEFINITION OF LABELS
	7-2	PACKING METHODS
	7-3	PALLET AND SHIPMENT INFORMATION
8		PRECAUTION
	8-1	MOUNTING PRECAUTIONS
	8-2	OPERATING PRECAUTIONS
	8-3	ELECTROSTATIC DISCHARGE CONTROL
	8-4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE
	8-5	STORAGE
	8-6	HANDLING PRECAUTIONS FOR PROTECT FILM



Record of Revision

Version	Date	Page	Description
0.0	2013/02/05		First release
		-	
	-		





1. General Description

This specification applies to the 46.0 inch Color TFT-LCD SKD model T460HVN05.2. This LCD Open Cell Unit has a TFT active matrix type liquid crystal panel 1,920x1,080 pixels, and diagonal size of 46.0 inch. This Open Cell Unit supports 1,920x1,080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8 bit gray scale signal for each dot.

* General Information

Items	Specification	Unit	Note
Active Screen Size	46	inch	
Display Area	1018.08(H) x 572.67(V)	mm	•
Outline Dimension	1036.28(H) x 632.24(V) x 1.43 (D)	mm	From TFT POL to FPR
Driver Element	a-Si TFT active matrix		
Display Colors	8 bit, 16.7M	Colors	
Number of Pixels	1,920x1,080	Pixel	
Pixel Pitch	0.53025(H) x 0.53025(W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze=2%
Rotate Function	Unachievable		Note 1
Display Orientation	Signal input with "A"		Note 2

Note 1: Rotate Function refers to LCD display could be able to rotate.

Note 2: LCD display as below illustrated when signal input with "A".





Rev.0.

2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Мах	Unit	Conditions
Logic/LCD Drive Voltage (for	Vcc	-0.3	14	[Volt]	Note 1
12V input)					
Input Voltage of Signal (for 12V	Vin	-0.3	4	[Volt]	Note 1
input)					
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39° C and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40°C or less. At temperatures greater than 40°C, the wet bulb temperature must not exceed 39°C.

Note 3: Surface temperature is measured at 50°C Dry condition





大UO AU Optronics

T460HVN05.2 SKD Product Specification Rev.0.

3. Electrical Specification

The T460HVN05.2 Open Cell Unit requires power input which is employed to power the LCD electronics and to drive the TFT array and liquid crystal.

3.1 Electrical Characteristics

3.1.1: DC Characteristics

				Value		L	
	Parameter	Symbol	Min.	Тур.	Max	Unit	Note
LCD							
Power Su	pply Input Voltage	V_{DD}	10.8	12	13.2	V _{DC}	
Power Su	pply Input Current	I _{DD}		0.37	0.67	A	1
Power Co	nsumption	Pc		4.44	8.04	Watt	1
Inrush Cu	rrent	I _{RUSH}	I		4	А	2
Permissib	le Ripple of Power Supply Input Voltage	V _{RP}			V _{DD} * 5%	$mV_{pk\text{-}pk}$	3
	Input Differential Voltage		200	400	600	mV_{DC}	4
LVDS	Differential Input High Threshold Voltage	V _{TH}	+100		+300	mV_{DC}	4
Interface	Differential Input Low Threshold Voltage	V _{TL}	-300		-100	mV_{DC}	4
	Input Common Mode Voltage	V _{ICM}	1.1	1.25	1.4	V_{DC}	4
CMOS	Input High Threshold Voltage	V _{IH} (High)	2.7		3.3	V_{DC}	5
Interface	Input Low Threshold Voltage	V _{IL} (Low)	0		0.6	V_{DC}	5

© Copyright AU Optronics Corp. 2013 All Rights Reserved.

 $\langle p \rangle$




T460HVN05.2 SKD Product Specification Rev.0.

3.1.2: AC Characteristics

	Parameter	Symbol		Value	- Unit	Note		
	Falameter	Symbol	Min.	Тур.	Max	Onit	Note	
	Input Channel Pair Skew Margin	t _{SKEW (CP)}	-500		+500	ps	6	
LVDS	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	7	
Interface	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30	-	200	KHz	7	
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5		0.4 0.5	ns	8	

Note :


- **1.** $V_{DD} = 12.0V$, Fv = 60Hz, Fclk = Max freq., 25 °C, Test Pattern : White Pattern >> refer to "Section:3.3 Signal Timing Specification, Typical timing"
- 2. Measurement condition : Rising time = 400us



3. Test Condition:

(1) The measure point of V_{RP} is in LCM side after connecting the System Board and LCM. (2) Under Max. Input current spec. condition.

4. $V_{ICM} = 1.25V$




 $\langle \! \! \rangle$




T460HVN05.2 SKD Product Specification Rev.0.

- 5. The measure points of V_{IH} and V_{IL} are in LCM side after connecting the System Board and LCM.
- 6. Input Channel Pair Skew Margin



7. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures




 \oslash



T460HVN05.2 SKD Product Specification Rev.0.

8. Receiver Data Input Margin

Parameter	Symbol	Rating							
Farameter	Symbol	Min	Туре	Мах	Unit	Note			
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk			
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns				
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns				
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns				
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns				
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns				
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns				
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns				



© Copyright AU Optronics Corp. 2013 All Rights Reserved.

 $\langle P \rangle$



T460HVN05.2 SKD Product Specification Rev.0.


Interface Connections

- LCD connector: FI-RE51S-HF (JAE, LVDS connector)
- Mating connector:

PINSymbolDescriptionPINSymbolDescription1N.C.AUO Internal Use Only26N.C.AUO Internal Use Only2N.C.AUO Internal Use Only27N.C.AUO Internal Use Only3N.C.AUO Internal Use Only28CH2_0-LVDS Channel 2, Signal 04N.C.AUO Internal Use Only29CH2_0+LVDS Channel 2, Signal 0.5N.C.AUO Internal Use Only30CH2_1-LVDS Channel 2, Signal 1.6N.C.AUO Internal Use Only31CH2_1+LVDS Channel 2, Signal 1.7LVDS_SELOpen/High(3.3V) for NS, Low(GND) for JEIDA32CH2_2+LVDS Channel 2, Signal 2.8N.C.No connection33CH2_2+LVDS Channel 2, Signal 2.9N.C.AUO Internal Use Only34GNDGround10N.C.AUO Internal Use Only35CH2_CLK-LVDS Channel 2, Clock -11GNDGround36CH2_CLK+LVDS Channel 2, Clock +12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3+LVDS Channel 2, Signal 314CH1_1-LVDS Channel 1, Signal 1+40N.C.AUO Internal Use Only
2N.C.AUO Internal Use Only27N.C.AUO Internal Use Only3N.C.AUO Internal Use Only28CH2_0-LVDS Channel 2, Signal 04N.C.AUO Internal Use Only29CH2_0+LVDS Channel 2, Signal 05N.C.AUO Internal Use Only30CH2_1-LVDS Channel 2, Signal 16N.C.AUO Internal Use Only31CH2_1+LVDS Channel 2, Signal 17LVDS_SELOpen/High(3.3V) for NS, Low(GND) for JEIDA32CH2_2-LVDS Channel 2, Signal 28N.C.No connection33CH2_2+LVDS Channel 2, Signal 29N.C.AUO Internal Use Only34GNDGround10N.C.AUO Internal Use Only35CH2_CLK-LVDS Channel 2, Clock -11GNDGround36CH2_CLK+LVDS Channel 2, Clock +12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3-14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3-15CH1_1+LVDS Channel 1, Signal 1+40N.C.AUO Internal Use Only
3N.C.AUO Internal Use Only28CH2_0-LVDS Channel 2, Signal 04N.C.AUO Internal Use Only29CH2_0+LVDS Channel 2, Signal 05N.C.AUO Internal Use Only30CH2_1-LVDS Channel 2, Signal 16N.C.AUO Internal Use Only31CH2_1+LVDS Channel 2, Signal 17LVDS_SELOpen/High(3.3V) for NS, Low(GND) for JEIDA32CH2_2-LVDS Channel 2, Signal 28N.C.No connection33CH2_2+LVDS Channel 2, Signal 29N.C.AUO Internal Use Only34GNDGround10N.C.AUO Internal Use Only35CH2_CLK-LVDS Channel 2, Clock -11GNDGround36CH2_CLK+LVDS Channel 2, Clock +12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal 314CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3-15CH1_1+LVDS Channel 1, Signal 1+40N.C.AUO Internal Use Only
4N.C.AUO Internal Use Only29CH2_0+LVDS Channel 2, Signal 0-5N.C.AUO Internal Use Only30CH2_1-LVDS Channel 2, Signal 1-6N.C.AUO Internal Use Only31CH2_1+LVDS Channel 2, Signal 1-7LVDS_SELOpen/High(3.3V) for NS, Low(GND) for JEIDA32CH2_2-LVDS Channel 2, Signal 2-8N.C.No connection33CH2_2+LVDS Channel 2, Signal 2-9N.C.AUO Internal Use Only34GNDGround10N.C.AUO Internal Use Only35CH2_CLK-LVDS Channel 2, Clock -11GNDGround36CH2_CLK+LVDS Channel 2, Clock +12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3+LVDS Channel 2, Signal 3-14CH1_1-LVDS Channel 1, Signal 1+40N.C.AUO Internal Use Only
5N.C.AUO Internal Use Only30CH2_1-LVDS Channel 2, Signal 1-6N.C.AUO Internal Use Only31CH2_1+LVDS Channel 2, Signal 1-7LVDS_SELOpen/High(3.3V) for NS, Low(GND) for JEIDA32CH2_2-LVDS Channel 2, Signal 2-8N.C.No connection33CH2_2+LVDS Channel 2, Signal 2-9N.C.AUO Internal Use Only34GNDGround10N.C.AUO Internal Use Only35CH2_CLK-LVDS Channel 2, Clock -11GNDGround36CH2_CLK+LVDS Channel 2, Clock +12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal 3-14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3-15CH1_1+LVDS Channel 1, Signal 1+40N.C.AUO Internal Use Only
6N.C.AUO Internal Use Only31CH2_1+LVDS Channel 2, Signal 1-7LVDS_SELOpen/High(3.3V) for NS, Low(GND) for JEIDA32CH2_2-LVDS Channel 2, Signal 2-8N.C.No connection33CH2_2+LVDS Channel 2, Signal 2-9N.C.AUO Internal Use Only34GNDGround10N.C.AUO Internal Use Only35CH2_CLK-LVDS Channel 2, Clock -11GNDGround36CH2_CLK+LVDS Channel 2, Clock +12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal 3-14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3-15CH1_1+LVDS Channel 1, Signal 1+40N.C.AUO Internal Use Only
7LVDS_SELOpen/High(3.3V) for NS, Low(GND) for JEIDA32CH2_2-LVDS Channel 2, Signal 28N.C.No connection33CH2_2+LVDS Channel 2, Signal 2-9N.C.AUO Internal Use Only34GNDGround10N.C.AUO Internal Use Only35CH2_CLK-LVDS Channel 2, Clock -11GNDGround36CH2_CLK+LVDS Channel 2, Clock +12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal 314CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3-15CH1_1+LVDS Channel 1, Signal 1+40N.C.AUO Internal Use Only
7LVDS_SELLow(GND) for JEIDA32CH2_2-LVDS Channel 2, Signal 28N.C.No connection33CH2_2+LVDS Channel 2, Signal 2-9N.C.AUO Internal Use Only34GNDGround10N.C.AUO Internal Use Only35CH2_CLK-LVDS Channel 2, Clock -11GNDGround36CH2_CLK+LVDS Channel 2, Clock +12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal 314CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3-15CH1_1+LVDS Channel 1, Signal 1+40N.C.AUO Internal Use Only
9N.C.AUO Internal Use Only34GNDGround10N.C.AUO Internal Use Only35CH2_CLK-LVDS Channel 2, Clock -11GNDGround36CH2_CLK+LVDS Channel 2, Clock +12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal 3-14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3-15CH1_1+LVDS Channel 1, Signal 1+40N.C.AUO Internal Use Only
10N.C.AUO Internal Use Only35CH2_CLK-LVDS Channel 2, Clock -11GNDGround36CH2_CLK+LVDS Channel 2, Clock +12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal 314CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3-15CH1_1+LVDS Channel 1, Signal 1+40N.C.AUO Internal Use Only
11GNDGround36CH2_CLK+LVDS Channel 2, Clock +12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal 3-14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3-15CH1_1+LVDS Channel 1, Signal 1+40N.C.AUO Internal Use Only
12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal 314CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3-15CH1_1+LVDS Channel 1, Signal 1+40N.C.AUO Internal Use Only
13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal 314CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3-15CH1_1+LVDS Channel 1, Signal 1+40N.C.AUO Internal Use Only
14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3-15CH1_1+LVDS Channel 1, Signal 1+40N.C.AUO Internal Use Only
15 CH1_1+ LVDS Channel 1, Signal 1+ 40 N.C. AUO Internal Use Only
16CH1_2-LVDS Channel 1, Signal 2-41N.C.AUO Internal Use Only
17 CH1_2+ LVDS Channel 1, Signal 2+ 42 N.C. AUO Internal Use Only
18 GND Ground 43 N.C. AUO Internal Use Only
19 CH1_CLK- LVDS Channel 1, Clock - 44 GND Ground
20 CH1_CLK+ LVDS Channel 1, Clock + 45 GND Ground
21 GND Ground 46 GND Ground
22 CH1_3- LVDS Channel 1, Signal 3- 47 N.C. No connection
23 CH1_3+ LVDS Channel 1, Signal 3+ 48 V _{DD} Power Supply, +12V DC Regu
24 N.C. AUO Internal Use Only 49 V _{DD} Power Supply, +12V DC Regulation
25 N.C. AUO Internal Use Only 50 V _{DD} Power Supply, +12V DC Regu
51 V _{DD} Power Supply, +12V DC Regu

Note: N.C. : please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).







© Copyright AU Optronics Corp. 2013 All Rights Reserved.



LVDS Option = High/Open→NS



LVDS Option = Low->JEIDA



Note: x = 1, 2, 3, 4...







3.2 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Timing Table (DE only Mode)

Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Τv	1100	1125	1480	Th
Vertical Section	Active	Tdisp (v)				
	Blanking	Tblk (v)	20	45	400	Th
	Period	Th	1040	1100	1328	Tclk
Horizontal Section	Active	Tdisp (h)	960			
	Blanking	Tblk (h)	80	140	368	Tclk
Clock	Frequency	Fclk=1/Tclk	50	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz

Notes:

(1) Display position is specific by the rise of DE signal only.

Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.

- (2)Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com


(4)The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



入UO 友達光電 AU Optronics

T460HVN05.2 SKD Product Specification Rev.0.





© Copyright AU Optronics Corp. 2013 All Rights Reserved.



3.4 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

										I	npu	t Co	lor	Data	a		-								
	Color				RE	ED							GRI	EEN	l						BL	UE			
	00101	MS	В					LS	BB	MS	В					LS	BB	MS	В					LS	SВ
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																									
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
G																									
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																									
	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

COLOR DATA REFERENCE


© Copyright AU Optronics Corp. 2013 All Rights Reserved.

 $\langle \! \! \rangle$



T460HVN05.2 SKD Product Specification Rev.0.

3.5 Power Sequence for LCD



Deremeter		Values								
Parameter	Min.	Туре.	Max.	Unit						
t1	0.4		30	ms						
t2	0.1		50	ms						
t3	670			ms						
t4	0*1			ms						
t5	0			ms						
t6			*2	ms						
t7	500			ms						
t8	10*3		50	ms						
t9	0			ms						

Note:

(1) t4=0 : concern for residual pattern before BLU turn off.

(2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)

(3) When CMOS Interface signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.






4. Optical Specification

Optical characteristics are determined after the open cell unit and light source has been 'ON' and stable for approximately 45 minutes in a dark environment at 25 °C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of φ and θ equal to 0°.

Fig.1 presents additional information concerning the measurement equipment and method.



			Values				
Parameter	Symbol	Condition	Min.	Тур.	Max	Unit	Notes
Contrast Ratio	CR		2400	3000			1,2
Surface Luminance (White)	L _{WH}	With AUO Module				cd/m ²	1,3
Luminance Variation				1.33		1,4	
Response Time (G to G)	Тγ			6.5		Ms	5
Center Transmittance	Т%			5.2		%	1,8
Color Chromaticity		D.					6
Red Green Blue	R _x			0.664			1
	Ry			0.324			1
	G _X			0.267	-		
	G _Y	With CS-1000T Standard light source "C"	Typ0.03	0.598	Тур.+0.03		
	B _X			0.139			1
	B _Y			0.086			1
White	W _X			0.293			
	W _Y			0.335			
Viewing Angle							7
x axis, right(φ=0°)	$\theta_{\rm r}$	With AUO Module		89		degree	
x axis, left(φ=180°)	θι			89		degree	
2D y axis, up(φ=90°)	θ _u			89		degree	
y axis, down (φ=270°)	θ _d			89		degree	

© Copyright AU Optronics Corp. 2013 All Rights Reserved.

Page 17 / 27




- 1. Light source here is based on the standard light source "C".
- 2. Contrast Ratio (CR) is defined mathematically as:

Contrast Ratio= Surface Luminance of L_{on5} Surface Luminance of L_{off5}

 Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 2. L_{WH}=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.

FIG. 2 Luminance



- The variation in surface luminance, δWHITE is defined (center of Screen) as: δ_{WHITE(9P)}= Maximum(L_{on1}, L_{on2},...,L_{on9})/ Minimum(L_{on1}, L_{on2},...L_{on9})
- 5. Response time T_Y is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on $F_y=60$ Hz to optimize.

Measured Response Time		Target					
		0%	25%	50%	75%	100%	
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%	
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%	
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%	
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%	
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%		

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of grey(bright) " and "any level of gray(dark)".

FIG.3 Response Time


Any level of gray (Bright)

Any level of gray (Dark)

Any level of gray (Bright)








- 6. Light source here is the standard light source "C" which is defined by CIE and driving voltages are based on suitable gamma voltages. The calculating method is as following :
 - A. Measure the "Module" and "BLU" optical spectrums (W, R, G, B).
 - B. Calculate cell spectrum from "Module" and "BLU" spectrums.
 - C. Calculate color chromaticity by using cell spectrum and the spectrum of standard light source "C".
- 7. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG4.

FIG.4 Viewing Angle



8. Definition of Transmittance (T%):

Transmittance = $\frac{\text{Luminance of LCD module}}{\text{Luminance of backlight}} * 100\%$

© Copyright AU Optronics Corp. 2013 All Rights Reserved.

Page 19 / 27

Ø



T460HVN05.2 SKD Product Specification Rev.0.


During transmittance measurement, the backlight of LCD module contains no brightness enhancement film. Two diffuser sheets which diffuse the light source uniformly are suggested to use for transmittance measurement.



友達光電 AU Optronics

T460HVN05.2 SKD Product Specification Rev.0.

5. Open Cell Drawing



 \oslash



T460HVN05.2 SKD Product Specification Rev.0.

6. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60℃, 300hrs
2	Low temperature storage test	3	-20°C , 300hrs
3	High temperature operation test	3	50℃, 300hrs
4	Low temperature operation test	3	-5℃, 300hrs
5	Vibration test (non-operation)	3	Wave form: random Vibration level : 1.0G RMS Bandwidth : 10-300Hz Duration : X,Y,Z 10min per axes X,Y,Z: Horizontal, face up
6	Shock test (non-operation)	3	Shock level 46'' : 50G, 11ms in ±X, ±Y axis, 35G, 11ms in ±Z axis Waveform: half sine wave Direction: One time each direction
7	Vibration test (With carton)	test (With carton) 1(PKG) Random wave (1.5G RMS, 10-200Hz) 30mins/ Per each X,Y,Z axes	
8	Drop test (With carton)	1(PKG)	Drop Height: 15.2 cm, 6 Flats (ASTMD4169-I)

Note: Test item 1~6 RA tests are done on AUO T460HVN05.2 panels.

© Copyright AU Optronics Corp. 2013 All Rights Reserved.

 $\langle P \rangle$



T460HVN05.2 SKD Product Specification Rev.0.

7.Packing


7-1 Open cell shipping label (35*7mm) <u>XXXXXXXXXXXX – XXXXX – XXXX – XXXXXX</u>XXXX 1 2 3 4 1. S/N Number 2. AUO internal use 3. Manufactured week 4. Model name Carton Label:) ptronics RoHS Αl Рb MODEL NO: T460HVN05.2 PART NO: 91.46T21.2XX CUSTOMER NO: XXXXX-XXXXX-XXXXX CARTON NO: Made in XXXXXX XXXXX Carton label location

 $\langle \! \! \rangle$



T460HVN05.2 SKD Product Specification Rev.0.

7-2 PACKING METHODS:



Pallet Dimension:1200*1000*145 mm 8 Boxes/Pallet, after stack 8 boxes, then put EPP top cover on it.


© Copyright AU Optronics Corp. 2013 All Rights Reserved.

Page 24 / 27



7-3 Pallet and Shipment Information

			Packing			
	Item	Qty.	Dimension	Weight (kg)	Remark	
1	Packing Box	12 pcs/box	1175(L)mm*860(W)mm*116(H)mm	28		
2	Pallet	1	1200(L)mm*1000(W)mm*145(H)mm	13		
3	Boxes per Pallet	8 boxes/Pallet (By Air) ; 8 Boxes/Pallet*Double Pallet (By Sea)				
4	Panels per Pallet	96 pcs/pallet(By Air) ; 96 pcs/Pallet*Double Pallet (By Sea)				
5	Pallet	96(by Air)	1200(L)mm*1000(W)mm*1129(H)mm (by Air)	239 (by Air)		
	after packing	192(by Sea)	1200(L)mm*1000(W)mm*2268(H)mm (by Sea)	478 (by Sea)	40ft HQ	





8. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD Open Cell unit.

8-1 MOUNTING PRECAUTIONS

(1) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the cell. And the frame on which a cell is mounted should have sufficient strength so that external force is not transmitted directly to the cell.

(2) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.

(3) You should adopt radiation structure to satisfy the temperature specification.

(3) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.

(4) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)

(5) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.

(6) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.

(7) Do not open the case because inside circuits do not have sufficient strength.

8-2 OPERATING PRECAUTIONS

(1) The open cell unit listed in the product specification sheets was designed and manufactured for TV application

(2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage:

V=±200mV(Over and under shoot voltage)

- (3) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (4) Brightness/transmittance depends on the temperature. (In lower temperature, it becomes lower.) And in
- lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer
- or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be

done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

8-3 ELECTROSTATIC DISCHARGE CONTROL

Since a open cell unit is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

8-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.



8-5 STORAGE

When storing open cell units as spares for a long time, the following precautions are necessary.

(1) Store them in a dark place. Do not expose the open cell unit to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.

(2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

8-6 HANDLING PRECAUTIONS FOR PROTECTION FILM OF POLARIZER

The protection film of polarizer is still attached on the surface as you receive open cell units. When the protection film is peeled off, static electricity is easily generated on the polarizer surface. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.