

T460HW08 V2 Product Specification Rev. 0.2

Model Name: T460HW08 V2

Issue Date : 2011/01/10

()Preliminary Specifications (*)Final Specifications

Customer Signature	Date	AUO	Date		
Approved By		Approval By PM Director YenTing Chiu			
P		Year Ting other 201	·/1/14		
Note		Reviewed By RD Director			
		Eugene Chen			
		- ingene Chen 20	1/14		
		Reviewed By Project Leader			
		Tsong Shing Lee			
		Trong Sharflee 1/14			
		Prepared By PM			
		Kampfer Lin			
		Keimpfer Lan V12			



T460HW08 V2 Product Specification Rev. 0.2

Contents

No		
		CONTENTS
		RECORD OF REVISIONS
1		GENERAL DESCRIPTION
2		ABSOLUTE MAXIMUM RATINGS
3		ELECTRICAL SPECIFICATION
	3-1	ELECTRIACL CHARACTERISTICS
	3-2	INTERFACE CONNECTIONS
	3-3	SIGNAL TIMING SPECIFICATION
	3-4	SIGNAL TIMING WAVEFORM
	3-5	COLOR INPUT DATA REFERENCE
	3-6	POWER SEQUENCE
	3-7	BACKLIGHT SPECIFICATION
4		OPTICAL SPECIFICATION
5		MECHANICAL CHARACTERISTICS
6		RELIABILITY TEST ITEMS
7		INTERNATIONAL STANDARD
	7-1	SAFETY
	7-2	EMC
8		PACKING
	8-1	DEFINITION OF LABEL
	8-2	PACKING METHODS
4	8-3	PALLET AND SHIPMENT INFORMATION
9		PRECAUTION
	9-1	MOUNTING PRECAUTIONS
	9-2	OPERATING PRECAUTIONS
	9-3	ELECTROSTATIC DISCHARGE CONTROL
	9-4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE
	9-5	STORAGE
	9-6	HANDLING PRECAUTIONS FOR PROTECT FILM

Copyright AUO Optronics Corp. 2009 All Rights Reserved.

Page 2 / 33



T460HW08 V2 Product Specification Rev. 0.2

Record of Revision

Version	Date	Page	Description
0.0	2010/12/10		First release
0.1	2011/01/03	P6	Revise power consumption.
0.1	2011/01/03	P21,22	Update ME image.
0.2	2011/01/10	P9~P11	Update pin assignment of C/B.
0.2	2011/01/18	P6, P17	Update BL power consumption and light-bar voltage.

Copyright AUO Optronics Corp. 2009 All Rights Reserved. Page 3 / 33



1. General Description

This specification applies to the 46 inch Color TFT-LCD Module T460HW08 V2. This LCD module has a TFT active matrix type liquid crystal panel 1920 x 1080 pixels, and diagonal size of 46 inch. This module supports 1920 x 1080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.

The T460HW08 V2 has been designed to apply the 10-bit 2 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important.

* General Information

Items	Specification	Unit	Note
Active Screen Size	46	inch	
Display Area	1018.08(H) x 572.67(V)	mm	
Outline Dimension	1056.9(H) x 612.3(V) x 18.1(D)	mm	Without Inverter
Driver Element	a-Si TFT active matrix		
Display Colors	10 bit, 1.07B	Colors	
Number of Pixels	1920 x 1080	Pixel	
Pixel Pitch	0.53025	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze=2%



2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Мах	Unit	Conditions
Logic/LCD Drive Voltage	Vcc	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST	-	65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39 $^\circ\!\mathrm{C}$ and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40° C or less. At temperatures greater than 40° C, the wet bulb temperature must not exceed 39° C.

Note 3: Surface temperature is measured at 50 $^\circ\!\!\mathbb{C}$ Dry condition



 $\langle P \rangle$



T460HW08 V2 Product Specification Rev. 0.2

3. Electrical Specification

The T460HW08 V2 requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second input for BLU is to power inverter.

3.1 Electrical Characteristics (preliminary)

3.1.1 DC Characteristics

	Parameter			Value	Unit	Note	
	Parameter	Symbol	Min.	Тур.	Typ. Max		Note
LCD							
Power Su	pply Input Voltage	V_{DD}	10.8	12	13.2	V _{DC}	
Power Su	pply Input Current	I _{DD}		0.58	0.6	А	1
Power Co	nsumption	Pc		6.96	7.2		1
Inrush Cu	I _{RUSH}		ł	2.3	А	2	
	Input Differential Voltage	V _{ID}	200	400	600	mV_{DC}	3
LVDS	Differential Input High Threshold Voltage	V_{TH}	+100		+300	mV_{DC}	3
Interface	Differential Input Low Threshold Voltage	V _{TL}	-300		-100	mV_{DC}	3
	Input Common Mode Voltage	VICM	1.1	1.25	1.4	V_{DC}	3
CMOS	Input High Threshold Voltage	V _{IH} (High)	2.7		3.3	V_{DC}	4
Interface	Input Low Threshold Voltage	V _{IL} (Low)	0		0.6	V_{DC}	4
Backlight	Power Consumption	P_{BL}		81.3	84.9	Watt	
Life time (MTTF)		30000			Hour	7,8

3.1.2 AC Characteristics

Parameter		Symbol		Value	Unit	Note	
	Falameter	Symbol	Min.	Тур.	Max	Onit	Note
	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	5
LVDS Interface	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30		200	KHz	5
Interface	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5		0.4 0.5	ns	6

Note :

- 1. Test Condition:
 - $1.1.1 V_{DD} = 12.0V$
 - 1.1.2 Fv = 120Hz
 - 1.1.3 Fclk= Max freq.

Copyright AUO Optronics Corp. 2009 All Rights Reserved.

Page 6 / 33




Rev. 0.2

Ø


Temperature = 25 °C 1.1.4

Typ. Input current : White Pattern 1.1.5 Max. Input current: Heavy loading pattern defined by AUO


2. Measurement condition : Rising time = 400us



3. $V_{ICM} = 1.25V$




- The measure points of V_{IH} and V_{IL} are in LCM side after connecting the System Board and LCM. 4.
- 5. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures





6. Receiver Data Input Margin

Parameter	Symbol	Rating				Note	
Parameter	Symbol	Min	Туре	Мах	Unit	Note	
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk	
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns		
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns		
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns		
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns		
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns		
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns		
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns		



- 7. The relative humidity must not exceed 80% non-condensing at temperatures of 40°C or less. At temperatures greater than 40°C, the wet bulb temperature must not exceed 39°C. When operate at low temperatures, the brightness of LED will drop and the life time of LED will be reduced.
- 8. The lifetime (MTTF) is defined as the time which luminance of LED is 50% compared to its original value. [Operating condition: Continuous operating at Ta = $25\pm2^{\circ}$ C]



Interface Connections

- LCD connector: FI-RE51S-HF (JAE, LVDS connector)
- Mating connector:

2 V _{DD} Power Supply, +12V DC Regulated 27 CH2_1- LVDS Channel 2, Signal 1- 3 V _{DD} Power Supply, +12V DC Regulated 28 CH2_1+ LVDS Channel 2, Signal 1+ 4 V _{DD} Power Supply, +12V DC Regulated 29 CH2_2- LVDS Channel 2, Signal 2+ 5 V _{DD} Power Supply, +12V DC Regulated 30 CH2_2+ LVDS Channel 2, Signal 2+ 6 N.C. No connection 31 GND Ground 7 GND Ground 32 CH2_CLK+ LVDS Channel 2, Clock - 8 GND Ground 34 GND Ground 34 10 CH1_0- LVDS Channel 1, Signal 0- 35 CH2_3+ LVDS Channel 2, Signal 3- 11 CH1_0+ LVDS Channel 1, Signal 0+ 36 CH2_4+ LVDS Channel 2, Signal 4+ 12 CH1_1+ LVDS Channel 1, Signal 1+ 38 CH2_4+ LVDS Channel 2, Signal 4+ 13 CH1_1+ LVDS Channel 1, Signal 2- 39 GND Ground	PIN	Symbol	Description	PIN	Symbol	Description		
3 V _{DD} Power Supply, +12V DC Regulated 28 CH2_1+ LVDS Channel 2, Signal 1+ 4 V _{DD} Power Supply, +12V DC Regulated 29 CH2_2- LVDS Channel 2, Signal 2- 5 V _{DD} Power Supply, +12V DC Regulated 30 CH2_2+ LVDS Channel 2, Signal 2+ 6 N.C. No connection 31 GND Ground 7 GND Ground 32 CH2_CLK- LVDS Channel 2, Clock - 8 GND Ground 33 CH2_CLK+ LVDS Channel 2, Clock + 9 GND Ground 34 GND Ground 10 CH1_0- LVDS Channel 1, Signal 0- 35 CH2_3+ LVDS Channel 2, Signal 3- 11 CH1_0+ LVDS Channel 1, Signal 0+ 36 CH2_4+ LVDS Channel 2, Signal 4+ 13 CH1_1+ LVDS Channel 1, Signal 1+ 38 CH2_4+ LVDS Channel 2, Signal 4+ 14 CH1_2+ LVDS Channel 1, Signal 2+ 40 SCL EEPROM Serial Clock 16 GND </td <td>1</td> <td>V_{DD}</td> <td>Power Supply, +12V DC Regulated</td> <td>26</td> <td>CH2_0+</td> <td>LVDS Channel 2, Signal 0+</td>	1	V_{DD}	Power Supply, +12V DC Regulated	26	CH2_0+	LVDS Channel 2, Signal 0+		
4 V _{DD} Power Supply, +12V DC Regulated 29 CH2_2- LVDS Channel 2, Signal 2- 5 V _{DD} Power Supply, +12V DC Regulated 30 CH2_2+ LVDS Channel 2, Signal 2+ 6 N.C. No connection 31 GND Ground 7 GND Ground 32 CH2_CLK- LVDS Channel 2, Clock - 8 GND Ground 33 CH2_CLK+ LVDS Channel 2, Clock + 9 GND Ground 34 GND Ground 10 CH1_0- LVDS Channel 1, Signal 0- 35 CH2_3- LVDS Channel 2, Signal 3- 11 CH1_0+ LVDS Channel 1, Signal 1- 37 CH2_4+ LVDS Channel 2, Signal 4+ 12 CH1_1- LVDS Channel 1, Signal 2- 39 GND Ground 15 CH1_2+ LVDS Channel 1, Signal 2+ 40 SCL EEPROM Serial Clock 16 GND Ground 41 SDA EEPROM Serial Clock 16 GND Ground 41 <	2	V_{DD}	Power Supply, +12V DC Regulated	27	CH2_1-	LVDS Channel 2, Signal 1-		
5 V _{DD} Power Supply, +12V DC Regulated 30 CH2_2+ LVDS Channel 2, Signal 2+ 6 N.C. No connection 31 GND Ground 7 GND Ground 32 CH2_CLK- LVDS Channel 2, Clock - 8 GND Ground 33 CH2_CLK+ LVDS Channel 2, Clock + 9 GND Ground 34 GND Ground 10 CH1_0- LVDS Channel 1, Signal 0- 35 CH2_3- LVDS Channel 2, Signal 3- 11 CH1_0+ LVDS Channel 1, Signal 0+ 36 CH2_3+ LVDS Channel 2, Signal 3+ 12 CH1_1- LVDS Channel 1, Signal 1- 37 CH2_4+ LVDS Channel 2, Signal 4+ 13 CH1_1+ LVDS Channel 1, Signal 2- 39 GND Ground 15 CH1_2- LVDS Channel 1, Signal 2- 39 GND Ground 16 GND Ground 41 SDA EEPROM Serial Clock 16 GND Ground 41 SDA	3	V_{DD}	Power Supply, +12V DC Regulated	28	CH2_1+	LVDS Channel 2, Signal 1+		
6 N.C. No connection 31 GND Ground 7 GND Ground 32 CH2_CLK- LVDS Channel 2, Clock - 8 GND Ground 33 CH2_CLK+ LVDS Channel 2, Clock + 9 GND Ground 34 GND Ground 10 CH1_0- LVDS Channel 1, Signal 0- 35 CH2_3+ LVDS Channel 2, Signal 3- 11 CH1_0+ LVDS Channel 1, Signal 0+ 36 CH2_3+ LVDS Channel 2, Signal 3+ 12 CH1_1+ LVDS Channel 1, Signal 1- 37 CH2_4+ LVDS Channel 2, Signal 4+ 13 CH1_1+ LVDS Channel 1, Signal 2- 39 GND Ground 15 CH1_2+ LVDS Channel 1, Signal 2- 39 GND Ground 16 GND Ground 41 SDA EEPROM Serial Clock 16 GND Ground 41 SDA EEPROM Serial Data 17 CH1_CLK+ LVDS Channel 1, Clock + 43 BUS_SW GNOY	4	V_{DD}	Power Supply, +12V DC Regulated	29	CH2_2-	LVDS Channel 2, Signal 2-		
7 GND Ground 32 CH2_CLK- LVDS Channel 2, Clock - 8 GND Ground 33 CH2_CLK+ LVDS Channel 2, Clock + 9 GND Ground 34 GND Ground 10 CH1_0- LVDS Channel 1, Signal 0- 35 CH2_3- LVDS Channel 2, Signal 3- 11 CH1_0+ LVDS Channel 1, Signal 0+ 36 CH2_3+ LVDS Channel 2, Signal 3+ 12 CH1_1- LVDS Channel 1, Signal 1- 37 CH2_4- LVDS Channel 2, Signal 4+ 13 CH1_1+ LVDS Channel 1, Signal 1+ 38 CH2_4+ LVDS Channel 2, Signal 4+ 14 CH1_2- LVDS Channel 1, Signal 2- 39 GND Ground 15 CH1_2+ LVDS Channel 1, Signal 2+ 40 SCL EEPROM Serial Clock 16 GND Ground 41 SDA EEPROM Serial Data 17 CH1_CLK- LVDS Channel 1, Clock + 42 N.C. No connection 18 CH1_CLK+ LVDS Channel 1, Signal	5	V_{DD}	Power Supply, +12V DC Regulated	30	CH2_2+	LVDS Channel 2, Signal 2+		
8 GND Ground 33 CH2_CLK+ LVDS Channel 2, Clock + 9 GND Ground 34 GND Ground 10 CH1_0- LVDS Channel 1, Signal 0- 35 CH2_3- LVDS Channel 2, Signal 3- 11 CH1_0+ LVDS Channel 1, Signal 0+ 36 CH2_3+ LVDS Channel 2, Signal 3+ 12 CH1_1- LVDS Channel 1, Signal 1- 37 CH2_4- LVDS Channel 2, Signal 4- 13 CH1_1+ LVDS Channel 1, Signal 1- 37 CH2_4+ LVDS Channel 2, Signal 4- 14 CH1_2- LVDS Channel 1, Signal 2- 39 GND Ground 15 CH1_2+ LVDS Channel 1, Signal 2+ 40 SCL EEPROM Serial Clock 16 GND Ground 41 SDA EEPROM Serial Data 17 CH1_CLK+ LVDS Channel 1, Clock - 42 N.C. No connection 18 CH1_CLK+ LVDS Channel 1, Signal 3- 45 N.C. No connection 19 GND Ground	6	N.C.	No connection	31	GND	Ground		
9 GND Ground 34 GND Ground 10 CH1_0- LVDS Channel 1, Signal 0- 35 CH2_3- LVDS Channel 2, Signal 3- 11 CH1_0+ LVDS Channel 1, Signal 0+ 36 CH2_3+ LVDS Channel 2, Signal 3+ 12 CH1_1- LVDS Channel 1, Signal 1- 37 CH2_4- LVDS Channel 2, Signal 4- 13 CH1_1+ LVDS Channel 1, Signal 1+ 38 CH2_4+ LVDS Channel 2, Signal 4+ 14 CH1_2- LVDS Channel 1, Signal 2- 39 GND Ground 15 CH1_2+ LVDS Channel 1, Signal 2+ 40 SCL EEPROM Serial Clock 16 GND Ground 41 SDA EEPROM Serial Data 17 CH1_CLK- LVDS Channel 1, Clock - 42 N.C. No connection 18 CH1_CLK+ LVDS Channel 1, Signal 3- 45 N.C. No connection 19 GND Ground 44 Panel_SEL resistor to ground (SONY internal use only) 20 <t< td=""><td>7</td><td>GND</td><td>Ground</td><td>32</td><td>CH2_CLK-</td><td>LVDS Channel 2, Clock -</td></t<>	7	GND	Ground	32	CH2_CLK-	LVDS Channel 2, Clock -		
10 CH1_0- LVDS Channel 1, Signal 0- 35 CH2_3- LVDS Channel 2, Signal 3- 11 CH1_0+ LVDS Channel 1, Signal 0+ 36 CH2_3+ LVDS Channel 2, Signal 3+ 12 CH1_1- LVDS Channel 1, Signal 1- 37 CH2_4- LVDS Channel 2, Signal 4- 13 CH1_1+ LVDS Channel 1, Signal 1+ 38 CH2_4+ LVDS Channel 2, Signal 4+ 14 CH1_2- LVDS Channel 1, Signal 2- 39 GND Ground 15 CH1_2+ LVDS Channel 1, Signal 2+ 40 SCL EEPROM Serial Clock 16 GND Ground 41 SDA EEPROM Serial Data 17 CH1_CLK- LVDS Channel 1, Clock - 42 N.C. No connection 18 CH1_CLK+ LVDS Channel 1, Clock + 43 BUS_SW BUS_SW (SONY internal use only) 19 GND Ground 44 Panel_SEL resistor to ground 19 GND Ground 45 N.C. No connection 21 CH1_3+	8	GND	Ground	33	CH2_CLK+	LVDS Channel 2, Clock +		
11CH1_0+LVDS Channel 1, Signal 0+36CH2_3+LVDS Channel 2, Signal 3+12CH1_1-LVDS Channel 1, Signal 1-37CH2_4-LVDS Channel 2, Signal 4-13CH1_1+LVDS Channel 1, Signal 1+38CH2_4+LVDS Channel 2, Signal 4+14CH1_2-LVDS Channel 1, Signal 2-39GNDGround15CH1_2+LVDS Channel 1, Signal 2+40SCLEEPROM Serial Clock16GNDGround41SDAEEPROM Serial Data17CH1_CLK-LVDS Channel 1, Clock -42N.C.No connection18CH1_CLK+LVDS Channel 1, Clock +43BUS_SWBUS_SW (SONY internal use only)19GNDGround44Panel_SELresistor to ground20CH1_3-LVDS Channel 1, Signal 3-45N.C.No connection21CH1_3+LVDS Channel 1, Signal 3+46SA_MODESA_MODE (SONY internal use only)22CH1_4-LVDS Channel 1, Signal 4+47FLAGIN (SONY internal use only)23CH1_4+LVDS Channel 1, Signal 4+48N.C.No connection24GNDGround49N.C.No connection25CH2_0-LVDS Channel 2, Signal 0-50TCON_RDY TCON_RDY (SONY internal use only)	9	GND	Ground	34	GND	Ground		
12CH1_1-LVDS Channel 1, Signal 1-37CH2_4-LVDS Channel 2, Signal 4-13CH1_1+LVDS Channel 1, Signal 1+38CH2_4+LVDS Channel 2, Signal 4+14CH1_2-LVDS Channel 1, Signal 2-39GNDGround15CH1_2+LVDS Channel 1, Signal 2+40SCLEEPROM Serial Clock16GNDGround41SDAEEPROM Serial Data17CH1_CLK-LVDS Channel 1, Clock -42N.C.No connection18CH1_CLK+LVDS Channel 1, Clock +43BUS_SWBUS_SW (SONY internal use only)19GNDGround44Panel_SELresistor to ground20CH1_3-LVDS Channel 1, Signal 3+45N.C.No connection21CH1_3+LVDS Channel 1, Signal 4+47FLAGINFLAGIN (SONY internal use only)22CH1_4-LVDS Channel 1, Signal 4+48N.C.No connection23CH1_4+LVDS Channel 1, Signal 4+48N.C.No connection24GNDGround49N.C.No connection25CH2_0-LVDS Channel 2, Signal 0-50TCON_RDYTCON_RDY (SONY internal use only)	10	CH1_0-	LVDS Channel 1, Signal 0-	35	CH2_3-	LVDS Channel 2, Signal 3-		
13CH1_1+LVDS Channel 1, Signal 1+38CH2_4+LVDS Channel 2, Signal 4+14CH1_2-LVDS Channel 1, Signal 2-39GNDGround15CH1_2+LVDS Channel 1, Signal 2+40SCLEEPROM Serial Clock16GNDGround41SDAEEPROM Serial Data17CH1_CLK-LVDS Channel 1, Clock -42N.C.No connection18CH1_CLK+LVDS Channel 1, Clock +43BUS_SWBUS_SW (SONY internal use only)19GNDGround44Panel_SELreserve 0402 footprint of19GNDGround44Panel_SELresistor to ground20CH1_3-LVDS Channel 1, Signal 3-45N.C.No connection21CH1_3+LVDS Channel 1, Signal 4-47FLAGINFLAGIN (SONY internal use only)22CH1_4-LVDS Channel 1, Signal 4-47FLAGINFLAGIN (SONY internal use only)23CH1_4+LVDS Channel 1, Signal 4-49N.C.No connection24GNDGround49N.C.No connection25CH2_0-LVDS Channel 2, Signal 0-50TCON_RDY (SONY internal use only)	11	CH1_0+	LVDS Channel 1, Signal 0+	36	CH2_3+	LVDS Channel 2, Signal 3+		
14 CH1_2- LVDS Channel 1, Signal 2- 39 GND Ground 15 CH1_2+ LVDS Channel 1, Signal 2+ 40 SCL EEPROM Serial Clock 16 GND Ground 41 SDA EEPROM Serial Data 17 CH1_CLK- LVDS Channel 1, Clock - 42 N.C. No connection 18 CH1_CLK+ LVDS Channel 1, Clock + 43 BUS_SW BUS_SW (SONY internal use only) 19 GND Ground 44 Panel_SEL resistor to ground 20 CH1_3- LVDS Channel 1, Signal 3- 45 N.C. No connection 21 CH1_3+ LVDS Channel 1, Signal 3+ 46 SA_MODE SA_MODE (SONY internal use only) 22 CH1_4- LVDS Channel 1, Signal 4- 47 FLAGIN FLAGIN (SONY internal use only) 23 CH1_4+ LVDS Channel 1, Signal 4+ 48 N.C. No connection 24 GND Ground 49 N.C. No connection 24 GND Ground 49 N.C. No connection 25 CH2_0- </td <td>12</td> <td>CH1_1-</td> <td>LVDS Channel 1, Signal 1-</td> <td>37</td> <td>CH2_4-</td> <td>LVDS Channel 2, Signal 4-</td>	12	CH1_1-	LVDS Channel 1, Signal 1-	37	CH2_4-	LVDS Channel 2, Signal 4-		
15CH1_2+LVDS Channel 1, Signal 2+40SCLEEPROM Serial Clock16GNDGround41SDAEEPROM Serial Data17CH1_CLK-LVDS Channel 1, Clock -42N.C.No connection18CH1_CLK+LVDS Channel 1, Clock +43BUS_SWBUS_SW (SONY internal use only)19GNDGround44Panel_SELresistor to ground19GNDGround44Panel_SELresistor to ground20CH1_3-LVDS Channel 1, Signal 3-45N.C.No connection21CH1_3+LVDS Channel 1, Signal 3+46SA_MODESA_MODE (SONY internal use only)22CH1_4-LVDS Channel 1, Signal 4-47FLAGINFLAGIN (SONY internal use only)23CH1_4+LVDS Channel 1, Signal 4+48N.C.No connection24GNDGround49N.C.No connection25CH2_0-LVDS Channel 2, Signal 0-50TCON_RDYTCON_RDY (SONY internal use only)	13	CH1_1+	LVDS Channel 1, Signal 1+	38	CH2_4+	LVDS Channel 2, Signal 4+		
16GNDGround41SDAEEPROM Serial Data17CH1_CLK-LVDS Channel 1, Clock -42N.C.No connection18CH1_CLK+LVDS Channel 1, Clock +43BUS_SWBUS_SW (SONY internal use only)19GNDGround44Panel_SELresistor to ground19GNDGround44Panel_SELresistor to ground20CH1_3-LVDS Channel 1, Signal 3-45N.C.No connection21CH1_3+LVDS Channel 1, Signal 3+46SA_MODESA_MODE (SONY internal use only)22CH1_4-LVDS Channel 1, Signal 4-47FLAGINFLAGIN (SONY internal use only)23CH1_4+LVDS Channel 1, Signal 4+48N.C.No connection24GNDGround49N.C.No connection25CH2_0-LVDS Channel 2, Signal 0-50TCON_RDY (SONY internal use only)	14	CH1_2-	LVDS Channel 1, Signal 2-	39	GND	Ground		
17CH1_CLK-LVDS Channel 1, Clock -42N.C.No connection18CH1_CLK+LVDS Channel 1, Clock +43BUS_SWBUS_SW (SONY internal use only)19GNDGround44Panel_SELresistor to ground19GNDGround44Panel_SELresistor to ground20CH1_3-LVDS Channel 1, Signal 3-45N.C.No connection21CH1_3+LVDS Channel 1, Signal 3+46SA_MODESA_MODE (SONY internal use only)22CH1_4-LVDS Channel 1, Signal 4+47FLAGINFLAGIN (SONY internal use only)23CH1_4+LVDS Channel 1, Signal 4+48N.C.No connection24GNDGround49N.C.No connection25CH2_0-LVDS Channel 2, Signal 0-50TCON_RDYTCON_RDY (SONY internal use only)	15	CH1_2+	LVDS Channel 1, Signal 2+	40	SCL	EEPROM Serial Clock		
18CH1_CLK+LVDS Channel 1, Clock +43BUS_SWBUS_SW (SONY internal use only) reserve 0402 footprint of19GNDGround44Panel_SELresistor to ground (SONY internal use only)20CH1_3-LVDS Channel 1, Signal 3-45N.C.No connection21CH1_3+LVDS Channel 1, Signal 3+46SA_MODESA_MODE (SONY internal use only)22CH1_4-LVDS Channel 1, Signal 4-47FLAGINFLAGIN (SONY internal use only)23CH1_4+LVDS Channel 1, Signal 4+48N.C.No connection24GNDGround49N.C.No connection25CH2_0-LVDS Channel 2, Signal 0-50TCON_RDYTCON_RDY (SONY internal use only)	16	GND	Ground	41	SDA	EEPROM Serial Data		
19GNDGround44Panel_SELreserve 0402 footprint of resistor to ground (SONY internal use only)20CH1_3-LVDS Channel 1, Signal 3-45N.C.No connection21CH1_3+LVDS Channel 1, Signal 3+46SA_MODESA_MODE (SONY internal use only)22CH1_4-LVDS Channel 1, Signal 4-47FLAGINFLAGIN (SONY internal use only)23CH1_4+LVDS Channel 1, Signal 4+48N.C.No connection24GNDGround49N.C.No connection25CH2_0-LVDS Channel 2, Signal 0-50TCON_RDYTCON_RDY (SONY internal use only)	17	CH1_CLK-	LVDS Channel 1, Clock -	42	N.C.	No connection		
19GNDGround44Panel_SELresistor to ground (SONY internal use only)20CH1_3-LVDS Channel 1, Signal 3-45N.C.No connection21CH1_3+LVDS Channel 1, Signal 3+46SA_MODESA_MODE (SONY internal use only)22CH1_4-LVDS Channel 1, Signal 4-47FLAGINFLAGIN (SONY internal use only)23CH1_4+LVDS Channel 1, Signal 4+48N.C.No connection24GNDGround49N.C.No connection25CH2_0-LVDS Channel 2, Signal 0-50TCON_RDYTCON_RDY (SONY internal use only)	18	CH1_CLK+	LVDS Channel 1, Clock +	43	BUS_SW	BUS_SW (SONY internal use only)		
20 CH1_3- LVDS Channel 1, Signal 3- 45 N.C. No connection 21 CH1_3+ LVDS Channel 1, Signal 3+ 46 SA_MODE SA_MODE (SONY internal use only) 22 CH1_4- LVDS Channel 1, Signal 4- 47 FLAGIN FLAGIN (SONY internal use only) 23 CH1_4+ LVDS Channel 1, Signal 4+ 48 N.C. No connection 24 GND Ground 49 N.C. No connection 25 CH2_0- LVDS Channel 2, Signal 0- 50 TCON_RDY (SONY internal use only)						reserve 0402 footprint of		
20CH1_3-LVDS Channel 1, Signal 3-45N.C.No connection21CH1_3+LVDS Channel 1, Signal 3+46SA_MODESA_MODE (SONY internal use only)22CH1_4-LVDS Channel 1, Signal 4-47FLAGINFLAGIN (SONY internal use only)23CH1_4+LVDS Channel 1, Signal 4+48N.C.No connection24GNDGround49N.C.No connection25CH2_0-LVDS Channel 2, Signal 0-50TCON_RDYTCON_RDY (SONY internal use only)	19	GND	Ground	44	Panel_SEL	resistor to ground		
21CH1_3+LVDS Channel 1, Signal 3+46SA_MODESA_MODE (SONY internal use only)22CH1_4-LVDS Channel 1, Signal 4-47FLAGINFLAGIN (SONY internal use only)23CH1_4+LVDS Channel 1, Signal 4+48N.C.No connection24GNDGround49N.C.No connection25CH2_0-LVDS Channel 2, Signal 0-50TCON_RDYTCON_RDY (SONY internal use only)						(SONY internal use only)		
22 CH1_4- LVDS Channel 1, Signal 4- 47 FLAGIN FLAGIN (SONY internal use only) 23 CH1_4+ LVDS Channel 1, Signal 4+ 48 N.C. No connection 24 GND Ground 49 N.C. No connection 25 CH2_0- LVDS Channel 2, Signal 0- 50 TCON_RDY TCON_RDY (SONY internal use only)	20	CH1_3-	LVDS Channel 1, Signal 3-	45	N.C.	No connection		
23 CH1_4+ LVDS Channel 1, Signal 4+ 48 N.C. No connection 24 GND Ground 49 N.C. No connection 25 CH2_0- LVDS Channel 2, Signal 0- 50 TCON_RDY TCON_RDY (SONY internal use only)	21	CH1_3+	LVDS Channel 1, Signal 3+	46	SA_MODE	SA_MODE (SONY internal use only)		
24 GND Ground 49 N.C. No connection 25 CH2_0- LVDS Channel 2, Signal 0- 50 TCON_RDY TCON_RDY (SONY internal use only)	22	CH1_4-	LVDS Channel 1, Signal 4-	47	FLAGIN	FLAGIN (SONY internal use only)		
25 CH2_0- LVDS Channel 2, Signal 0- 50 TCON_RDY TCON_RDY (SONY internal use only)	23	CH1_4+	LVDS Channel 1, Signal 4+	48	N.C.	No connection		
	24	GND	Ground	49	N.C.	No connection		
51 N.C. ALIO Internal Lise Only	25	CH2_0-	LVDS Channel 2, Signal 0-	50	TCON_RDY	TCON_RDY (SONY internal use only)		
				51	N.C.	AUO Internal Use Only		



Rev. 0.2

AU Optronics

• LCD connector: SM08B-GHS-TB (JST)

PIN	Symbol	Description
1	V_{DD}	Power Supply, +12V DC Regulated
2	V_{DD}	Power Supply, +12V DC Regulated
3	GND	Ground
4	GND	Ground
5	GLS_CTRL	GLS_CTRL
6	GLS_CTRL2	GLS_CTRL2
7	EMI_FAIL	EMI_FAIL
8	NC	No connection

• LCD connector: 14FLT-SM2-TB (JST)

PIN	Symbol	Description		
1	GPIO2	GPIO2		
2	BINT	BINT		
3	SPI_WP	SPI_WP		
4	SPI_CS	SPI_CS		
5	SPI_OUTCTRL	SPI_OUTCTRL		
6	GND	Ground		
7	SPI_CLK	SPI_CLK		
8	GND	Ground		
9	SPI_DI	SPI_DI		
10	GND	Ground		
11	SPI_DO	SPI_DO		
12	GND	Ground		
13	GND	Ground		
14	GND	Ground		

Copyright AUO Optronics Corp. 2009 All Rights Reserved. Page 10 / 33



大UO AU Optronics

• LCD connector: FH31H-56S-0.5SH(08) (HRS)


T460HW08 V2 Product Specification Rev. 0.2

PIN	Symbol	Description	PIN	Symbol	Description
1	GND	Ground	26	3-PWM5	3-PWM5
2	1-PWM1	1-PWM1	27	3-PWM6	3-PWM6
3	1-PWM2	1-PWM2	28	3-PWM7	3-PWM7
4	1-PWM3	1-PWM3	29	3-PWM8	3-PWM8
5	1-PWM4	1-PWM4	30	GND	Ground
6	1-PWM5	1-PWM5	31	GND	Ground
7	1-PWM6	1-PWM6	32	4-PWM1	4-PWM1
8	1-PWM7	1-PWM7	33	4-PWM2	4-PWM2
9	1-PWM8	1-PWM8	34	4-PWM3	4-PWM3
10	GND	Ground	35	4-PWM4	4-PWM4
11	VLED_MPU	VLED_MPU	36	4-PWM5	4-PWM5
12	2-PWM1	2-PWM1	37	4-PWM6	4-PWM6
13	2-PWM2	2-PWM2	38	4-PWM7	4-PWM7
14	2-PWM3	2-PWM3	39	4-PWM8	4-PWM8
15	2-PWM4	2-PWM4	40	GND	Ground
16	2-PWM5	2-PWM5	41	WP_I2C	WP_I2C
17	2-PWM6	2-PWM6	42	GND_I2C	GND_I2C
18	2-PWM7	2-PWM7	43	VCC_I2C	+3.3V DC Regulated
19	2-PWM8	2-PWM8	44	SDA_I2C	SDA_I2C
20	GND	Ground	45	SCL_I2C	SCL_I2C
21	ADJ_MODE	ADJ_MODE	46	GND	Ground
22	3-PWM1	3-PWM1	47	GND	Ground
23	3-PWM2	3-PWM2	48	12V	Power Supply, +12V DC Regulated
24	3-PWM3	3-PWM3	49	12V	Power Supply, +12V DC Regulated
25	3-PWM4	3-PWM4	50	STDBY	STDBY
			51	POWER_ON	POWER_ON
			52	FAIL	FAIL
			53	REF	REF
			54	BL_TYPE1	BL_TYPE1
			55	BL_TYPE2	BL_TYPE2
			56	GND	Ground


Copyright AUO Optronics Corp. 2009 All Rights Reserved. Page 11 / 33



T460HW08 V2 Product Specification Rev. 0.2



Note: x = 1, 2, 3, 4...



■ LVDS Option = Low→JEIDA

Note: x = 1, 2, 3, 4...



3.2 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Τv	1090	1130	1392	Th
Vertical Section	Active	Tdisp (v)		1080		Th
	Blanking	Tblk (v)	10	50	312	Th
	Period	Th	540	570	580	Tclk
Horizontal Section	Active	Tdisp (h)		480		Tclk
	Blanking	Tblk (h)	60	90	100	Tclk
Clock	Frequency	Fclk=1/Tclk	64.8	77.29	80.74	MHz
Vertical Frequency	Frequency	Fv	94	120	122	Hz
Horizontal Frequency	Frequency	Fh	120	135.6	139.2	KHz


Notes:

(1) Display position is specific by the rise of DE signal only.

Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.

- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.





Copyright AUO Optronics Corp. 2009 All Rights Reserved. Page 14 / 33



3.4 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 10 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.


COLOR DATA REFERENCE

														Ir	nput	Co	lor [Data	l			-									
	Color					RE	ED									GRI	EEN	1								BL	UE				
	00101	MS	βB							L	SB	M	SB							L	SB	MS	βB							L	SB
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	B8	Β7	B6	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R		,																													
	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G		,																													
	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																															
	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1



T460HW08 V2 Product Specification Rev. 0.2

3.5 Power Sequence for LCD



Devemeter		Standard ^{*1}		Standalone	Linit
Parameter	Min.	Туре.	Max.	Туре.	Unit
t1	0.47	<i>U</i>	30		ms
t2a	20		100		ms
t2b	0*4		100 ^{*4}		ms
t3	60				ms
t4	20				ms
t5	680 ^{*4}		1160 ^{*4}		ms
t4+t5				51	ms
t6a					ms
t6b	500				ms
t7	100 ^{*2}				ms
t8					ms
t9	0 ^{*3}		300 ^{*3}		ms
t10	1000				ms

Note:

(1) Standard mode is used for customer's operation. Standalone mode is used for panel factory operation.

(2) t7=0 : concern for residual pattern before BLU turn off.

(3) t9 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)

(4) t2b, t5 and t9 : customer decides this value



3.6 Backlight Specification

The backlight unit contains 2pcs light bar

3.7.1: Light bar Driven Condition

Dementer		Cumbal		Values	;	Unit	Note
Parameter		Symbol	Min	Тур	Max		Note
Forward Current	Anode	IF (anode)		115		mA	
(one light bar)	Cathode	IF (cathode)	109	115	121	mA	
Peak Forward Current		IFP			300	mA	<1msec.
Forward Voltage		VF	166.4	176.8	184.6	V	
Forward Voltage Variation		△VF			1.8	V	
Total Power Consumption (4	light bars)	PBL		81.3	84.9	W	
PWM Operation Frequency		F_PWM	140	180	240	Hz	Note 1&2
PWM Dimming Duty Ratio		D_PWM	10		100	%	



1 LED string / light bar

Note 1: Dimming range



PWM Dimming : include Internal and External PWM Dimming

Note 2: Low dimming ratio operation

When PWM dimming duty ratio is operated lower than recommended value, feedback signal and all protection functions should be confirmed by LIPS design. Display performance should also be confirmed by customer's implement.

Note 3: Low dimming ratio operation

When PWM dimming duty ratio is operated lower than recommended value, feedback signal and all protection functions should be confirmed by LIPS design. Display performance should also be confirmed by customer's implement.

Note 3: Each LED string should be driven by independent current control/feedback circuit.

Note 4: Fuse protection should be added into LIPS circuit to have better LED driving protection.

Copyright AUO Optronics Corp. 2009 All Rights Reserved. Page 17 / 33




Rev. 0.2

 \oslash

3.7.2: Input Pin Assignment

	P1-4pin		P2-5pin
1	#1 Anode	1	#1 Cathode (120mA)
2	#2 Anode	2	#2 Cathode (120mA)
3	#3 Anode	3	NC
4	#4 Anode	4	#3 Cathode (120mA)
		5	#4 Cathode (120mA)








4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25 °C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of ϕ and θ equal to 0 °.

Fig.1 presents additional information concerning the measurement equipment and method.



Do	rameter	Symbol		Values		Unit	Notes
Гa	rameter	Symbol	Min.	Тур.	Max	Unit	NOLES
Contrast Ratio		CR	4,000	5,000			1
Surface Lumina	nce (White)	L _{WH}	360	450		cd/m ²	2
Luminance Variation Response Time (G to G) Color Gamut		δ _{WHITE(9P)}			1.33		3
		Тү		5.5		Ms	4
		NTSC		72		%	
Color Coordinat	es						
Red		R _x		0.645			
	•	R _Y		0.330			
Gree	en	G _X		0.290			
		G _Y		0.615			
Blue		B _X	Тур0.03	0.145	• Тур.+0.03		
		B _Y		0.055			
Whit	e	W _X		0.280			
		W _Y		0.290			
Viewing Angle							5
x axi	s, right(φ=0°)	θ _r		89		degree	
x axis, left(φ=180°)		θι		89		degree	
y axi	y axis, up(φ=90°)			89		degree	
y axi	s, down (φ=270 °)	θ _d		89		degree	



Note:

1. Contrast Ratio (CR) is defined mathematically as:

Surface Luminance of Lon5

Contrast Ratio= Surface Luminance of Loff5

- 2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. When lamp current $I_H = 15.5$ mA. L_{WH} =Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance, δ WHITE is defined (center of Screen) as:


 $\delta_{\text{WHITE(9P)}} = Maximum(L_{\text{on1}}, L_{\text{on2}}, \dots, L_{\text{on9}}) / Minimum(L_{\text{on1}}, L_{\text{on2}}, \dots, L_{\text{on9}})$

4. Response time T_{γ} is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on F_v=60Hz to optimize.

Me	easured			Target		
Resp	onse Time	0%	25%	50%	75%	100%
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	

4. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.


FIG. 2 Luminance





T460HW08 V2 Product Specification Rev. 0.1

FIG.3 Viewing Angle



Ø



T460HW08 V2 Product Specification Rev. 0.1

5. Mechanical Characteristics


The contents provide general mechanical characteristics for the model T460HW08 V2. In addition the figures in the next page are detailed mechanical drawing of the LCD.

	Horizontal	1056.9mm				
Outline Dimension	Vertical	612.3mm				
	Depth	18.1mm				
	Deptil	(w/ inverter & shielding)				
Bezel Opening	Horizontal	1024.9 mm				
bezer Opening	Vertical	579.3 mm				
Active Display Area	Horizontal	1018.08 mm				
Active Display Area	Vertical	572.67 mm				
Weight	10,000	g(TBD.)				
Surface Treatment	AG, Haze	e=2%, 3H				




T460HW08 V2 Product Specification Rev. 0.1

Front View





Back View





T460HW08 V2 Product Specification Rev. 0.1

6. Reliability	Test Items
----------------	-------------------

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60℃, 300hrs
2	Low temperature storage test	3	-20℃ , 300hrs
3	High temperature operation test	3	50℃, 300hrs
4	Low temperature operation test	3	-5°C, 300hrs
5	Vibration test (non-operation)	3	Wave form : random Vibration level : 1.5G RMS Bandwidth: 10-300Hz
			Duration: X, Y, Z 30min One time for each direction
6	Shock test (non-operation)	3	Shock level: 50G Waveform: half since wave, 11ms Direction: ±X, ±Y, ±Z, One time each direction
7	Vibration test (With carton)	1(PCK)	Random wave (1.5G RMS, 10-200Hz) 30mins/ Per each X,Y,Z axes
8	Drop test (With carton)	1(PCK)	Drop Height: 25.4 cm, 6 Flats (ASTMD4169-I)



7. International Standard

7.1 Safety


- (1) UL 60950-1, UL 60065; Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
- (2) IEC 60950-1 : 2001, IEC 60065:2001 ; Standard for Safety of International Electrotechnical Commission
- (3) EN 60950 : 2001+A11, EN 60065:2002+A1:2006; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

7.2 EMC

- ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998

AUO Internal Use

Fab Location



AUO Internal Use

Green mark description

(1) For Pb Free Product, AUO will add (b) for identification.

Year

(2) For RoHs compatible products, AUO will add RoHS for identification.

Week

Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)


B. Carton Label:







8-2 Packing Methods:






T460HW08 V2 Product Specification Rev. 0.1

8-3 Pallet and Shipment Information

\square			Specification		Packing			
	ltem	Qty.	Dimension	Weight (kg)	Remark			
1	Packing Box	6 pcs/box	1160(L)mm*547(W)mm*680(H)mm	76				
2	Pallet	1	1180(L)mm*1150(W)mm*132(H)mm	18				
3	Boxes per Pallet	2 boxes/Pal	let (By Air) ; 2 Boxes/Pallet (By Sea)					
4	Panels per Pallet	12pcs/pallet	t(By Air) ; 12 pcs/Pallet (By Sea)					
5	Pallet	12(by Air)	1180(L)mm*1150(W)mm*812(H)mm (by Air)	170 (by Air)				
	after packing	36(by Sea)	6(by Sea) 1180(L)mm*1150(W)mm*2436(H)mm (by Sea) 510 (by Sea)					





9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

9-1 MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

9-2 OPERATING PRECAUTIONS

- (1) The device listed in the product specification sheets was designed and manufactured for TV application
- (2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage:
 V=±200mV(Over and under shoot voltage)
- (3) Response time depends on the temperature. (In lower temperature, it becomes longer..)
- (4) Brightness of CCFL depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall



be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

9-3 ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

9-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

9-5 STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5° C and 35° C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

9-6 HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.



Appendix 1

EDID:

Item	Description												Value	
Vendor code	Vendor code													
	0: -												1	
	1: AUO	1: AUO												
Panel Inch	Panel Inch, setting fun	Panel Inch, setting function:											\sim	
	24 inch = 24 / 26 inch	= 20	6											
	32 inch = 32 / 37 inch	= 3	7										46	
	40 inch = 40 / 42 inch	= 42	2										40	
	46 inch = 46 / 52 inch	= 52	2											
H. Resolution	Panel Horizontal resol	utio	n in	for	mat	ion.								
	16 bit : 0x02 = MS Byt	e, 0	x03	3 =	LS	Byte	Э							
	(1) Horizontal resolution	n =	: 38	40									1920	
	(2) Horizontal resolution	n =	: 19	20										
	(3) Horizontal resolution	n =	: 13	66										
V. Resolution	Panel Vertical resolution	on ii	nfor	ma	tion	۱.								
	16 bit : 0x04 = MS Byt	e, 0	x05	5 =	LS	Byte	Э							
	(1) Vertical resolution =	= 21	60										1080	
	(2) Vertical resolution =	= 10	080											
	(3) Vertical resolution =	= 76	68											
V. Frequency	Panel Vertical frequent	cy i	nfoi	rma	tior	۱								
	0: 50Hz / 60Hz												1	
	1: 100Hz / 120Hz												I	
	2: 200Hz / 240Hz													
Data format	Panel LVDS Data form	nat i	nfo	rma	tior	٦.								
	0: 6 bit / 1: 8 bit												2	
	2: 10 bit / 3: 12 bit												2	
	4: 14 bit / 5: 16 bit													
Part number	Panel maker's	0	1	2	3	4	5	6	7	8	9	10		
	version information.	Т	4	6	0	Н	W	0	8		V	2		
													Capitalization	
]														

 $\langle p \rangle$



T460HW08 V2 Product Specification Rev. 0.1

Appendix 2

EMI specification

Model name: T370HW05 V0

Item	Min	Тур	Max	Unit
EMI level (Note)			-6	dB (μ V/m)
SSCG		300		ps

Note:

- ← Criteria: CISPR22
- ∠ · Signal generator: PSG400 (Sony EMCS)
- 丙、EMI site: Sony EMCS Ichinomiya Tec. or using correlation value
- 丁 · Find result should be checked by connecting with TV-set