

Model Name: T500HVD02.3

Issue Date: 2013/9/12

(*)Preliminary Specifications

() Final Specifications

Customer Signature	Date	AUO	Date			
Approved By		Approval By PM Director CP Wang				
Note			P 11			
		Reviewed By Project Leader Ethan YS Lin	副,			
		Prepared By PM Daphne Tang	Tang			



Contents

No		
		CONTENTS
		RECORD OF REVISIONS
1		GENERAL DESCRIPTION
2		ABSOLUTE MAXIMUM RATINGS
3		ELECTRICAL SPECIFICATION
	3-1	ELECTRIACL CHARACTERISTICS
	3-2	INTERFACE CONNECTIONS
	3-3	SIGNAL TIMING SPECIFICATION
	3-4	SIGNAL TIMING WAVEFORM
	3-5	COLOR INPUT DATA REFERENCE
	3-6	POWER SEQUENCE
4		OPTICAL SPECIFICATION
5		MECHANICAL CHARACTERISTICS
6		PACKING
	6-1	DEFINITION OF LABELS
	6-2	PACKING METHODS
	6-3	PALLET AND SHIPMENT INFORMATION
7		PRECAUTION
	7-1	MOUNTING PRECAUTIONS
	7-2	OPERATING PRECAUTIONS
	7-3	ELECTROSTATIC DISCHARGE CONTROL
	7-4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE
	7-5	STORAGE
	7-6	HANDLING PRECAUTIONS FOR PROTECT FILM



Record of Revision

Version	Date	Page	Description
0.0	2013/9/12		First release



1. General Description


This specification applies to the 50 inch Color TFT-LCD SKD model T500HVD02.3. This LCD Open Cell Unit has a TFT active matrix type liquid crystal panel 1,920 x 1,080 pixels, and diagonal size of 50 inch. This Open Cell Unit supports 1,920 x 1,080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.

Items	Items Specification		Note
Active Screen Size	50	inch	
Display Area	1095.8 (H) x 616.4(V)	mm	
Outline Dimension	1105.8(H) x 677.4 (V) x 1.3 (D)	mm	D: cell thickness
Driver Element	a-Si TFT active matrix		
Bezel Opening	1097.8 (H) x 618.4 (V)	mm	Recommend
Display Colors	1.07 bn	Colors	10-bit
Number of Pixels	1,920x1,080	Pixel	
Pixel Pitch	0.57 (H) x 0.57(W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze=2%
Rotate Function	Unachievable		Note 1
Weight	Тур. 2100	g	
Display Orientation	Signal input with "ABC"		Note 2

* General Information

Note 1: Rotate Function refers to LCD display could NOT be able to rotate.

Note 2: LCD display as below illustrated when signal input with "ABC".



Front side





2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


ltem	Symbol	Min	Мах	Unit	Conditions
Logic/LCD Drive Voltage	Vcc	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration: 50 msec.

Note 2: Maximum Wet-Bulb should be $39^\circ\!\mathbb{C}$ and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40° C or less. At temperatures greater than 40° C, the wet bulb temperature must not exceed 39° C.

Note 3: Surface temperature is measured at 50 $^\circ\!\mathbb{C}$ Dry condition





3. Electrical Specification

The T500HVD02.3 Open Cell Unit requires power input which is employed to power the LCD electronics and to drive the TFT array and liquid crystal.

3.1 Electrical Characteristics

3.1.1: DC Characteristics

	Parameter			Value	Linit	Note	
			Min.	Тур.	Max	Unit	NOLE
LCD							
Power Su	pply Input Voltage	V _{DD}	10.8	12	13.2	V _{DC}	
Power Su	pply Input Current	I _{DD}		0.93	1.12	А	1
Power Co	nsumption	Pc		11.16	13.39	Watt	1
Inrush Cu	Inrush Current				5	А	2
Permissib	le Ripple of Power Supply Input Voltage	V_{RP}			V _{DD} * 5%	$mV_{pk\text{-}pk}$	3
	Input Differential Voltage	V _{ID}	200	400	600	$\mathrm{mV}_{\mathrm{DC}}$	4
LVDS	Differential Input High Threshold Voltage	V_{TH}	+100		+300	mV_{DC}	4
Interface	Differential Input Low Threshold Voltage	V _{TL}	-300		-100	mV_{DC}	4
	Input Common Mode Voltage	V _{ICM}	1.1	1.25	1.4	V_{DC}	4
CMOS	Input High Threshold Voltage	V _{IH} (High)	2.7		3.3	V_{DC}	5
Interface	Input Low Threshold Voltage	V _{IL} (Low)	0		0.6	V_{DC}	5

3.1.2: AC Characteristics

Parameter		Symbol		Value	Unit	Note	
	Farameter		Min.	Тур.	Max	Offic	Note
	Input Channel Pair Skew Margin	t _{SKEW (CP)}	-500		+500	ps	6
	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	7
LVDS Interface	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30		200	KHz	7
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5		0.4 0.5	ns	8



T500HVD02.3 SKD Product Specification

						ev.u.u
	SCL clock frequency	F _{SCL}	0	 400	KHZ	
	I2C clock high level	T _{SCHi}	0.6	 	us	
100	I2C clock low level	T _{SCLo}	1.2	 	us	
I2C Interface	I2C data setup time	T _{SDS}	100	 	ns	
Internace	I2C data hold time	T _{SDH}	0	 900	ns	
	SDA and SCL rise time	T _R		 1000	ns	
	SDA and SCL fall time	T _F		 300	ns	

3.1.3 DRIVER CHARACTERISTICS

Item Symbol		Min	Max	Unit	condition
Driver Surface Temperature	DST		100	[°C]	Note

Note : Any point on the driver surface must be less than 100° C under any condition


3.1.4 TCON Characteristics

Item	Symbol	Min	Max	Unit	condition
TCON Surface Temperature	TST		85	[°C]	Note

Note : Any point on the TCON surface must be less than 85° under any conditions.

Note:

- 1. V_{DD} = 12.0V, Fv = 60Hz, Fclk= Max freq., 25 °C, Test Pattern : White Pattern
- 2. Measurement condition : Rising time = 400us




3. Test Condition:


(1) The measure point of V_{RP} is in LCM side after connecting the System Board and LCM. (2) Under Max. Input current spec. condition.

4. $V_{ICM} = 1.25V$






- 5. The measure points of V_{IH} and V_{IL} are in LCM side after connecting the System Board and LCM.
- 6. Input Channel Pair Skew Margin.



Note: x = 0, 1, 2,


7. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures





8. Receiver Data Input Margin

Parameter	Symbol		Rating			Note
Farameter	Symbol	Min	Туре	Мах	Unit	Note
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	





3.2 Interface Connections


- LCD connector: FI-RE51S-HF (JAE, LVDS connector)
- Mating connector:

PIN	Symbol	Description	PIN	Symbol	Description
1	V _{DD}	Power Supply, +12V DC Regulated	26	CH2_0+	LVDS Channel 2, Signal 0+
2	V _{DD}	Power Supply, +12V DC Regulated	27	CH2_1-	LVDS Channel 2, Signal 1-
3	V _{DD}	Power Supply, +12V DC Regulated	28	CH2_1+	LVDS Channel 2, Signal 1+
4	V _{DD}	Power Supply, +12V DC Regulated	29	CH2_2-	LVDS Channel 2, Signal 2-
5	V _{DD}	Power Supply, +12V DC Regulated	30	CH2_2+	LVDS Channel 2, Signal 2+
6	N.C.	No connection	31	GND	Ground
7	GND	Ground	32	CH2_CLK-	LVDS Channel 2, Clock -
8	GND	Ground	33	CH2_CLK+	LVDS Channel 2, Clock +
9	GND	Ground	34	GND	Ground
10	CH1_0-	LVDS Channel 1, Signal 0-	35	CH2_3-	LVDS Channel 2, Signal 3-
11	CH1_0+	LVDS Channel 1, Signal 0+	36	CH2_3+	LVDS Channel 2, Signal 3+
12	CH1_1-	LVDS Channel 1, Signal 1-	37	CH2_4-	LVDS Channel 2, Signal 4-
13	CH1_1+	LVDS Channel 1, Signal 1+	38	CH2_4+	LVDS Channel 2, Signal 4+
14	CH1_2-	LVDS Channel 1, Signal 2-	39	GND	Ground
15	CH1_2+	LVDS Channel 1, Signal 2+	40	SCL	EEPROM Serial Clock
16	GND	Ground	41	SDA	EEPROM Serial Data
17	CH1_CLK-	LVDS Channel 1, Clock -	42	Reserve	TV set reserved
					EEPROM Write Protection
18	CH1_CLK+	LVDS Channel 1, Clock +	43	WP	High(3.3V) for Writable,
					Low(GND) for Protection
19	GND	Ground	44	LVDS_SEL	Open/High(3.3V) for NS,
19	GND	Ground	44	LVD3_3EL	Low(GND) for JEIDA
20	CH1_3-	LVDS Channel 1, Signal 3-	45	N.C.	No connection
21	CH1_3+	LVDS Channel 1, Signal 3+	46	N.C.	No connection
22	CH1_4-	LVDS Channel 1, Signal 4-	47	N.C.	No connection
23	CH1_4+	LVDS Channel 1, Signal 4+	48	N.C.	No connection
24	GND	Ground	49	N.C.	No connection
25	CH2_0-	LVDS Channel 2, Signal 0-	50	N.C.	No connection
			51	N.C.	No connection


Note: N.C.: please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).



LVDS Option = High/Open→NS



LVDS Option = Low-JEIDA



Note: x = 1, 2, 3, 4...

© Copyright AU Optronics Corp. 2013 All Rights Reserved.



3.3 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Timing Table (DE only Mode)

Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Τv	1100	1125	1480	Th
Vertical Section	Active	Tdisp (v)		1080		
	Blanking	Tblk (v)	20	45	400	Th
	Period	Th	1030	1100	1325	Tclk
Horizontal Section	Active	Tdisp (h)		960		
	Blanking	Tblk (h)	70	140	365	Tclk
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz

Notes:

(1) Display position is specific by the rise of DE signal only.

Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.


(2)Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.

(3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.

(4)The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



3.4 Signal Timing Waveforms





3.5 Color Input Data Reference


The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

								C			٦	DP	IA	Г	۲EF				-												
														lr	put	Col	or E	Data	l												
	Color					RE	ED								(GRE	EEN	I								BL	UE				
	COIOI	MS	SB							L	SB	M	SB							LS	SB	MS	SВ							L	SB
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	Β7	B6	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																															
	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G																															
	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																															
	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

COLOR DATA REFERENCE



3.6 Power Sequence for LCD



Parameter		Values								
Parameter	Min.	Туре.	Max.	Unit						
t1	0.4		30	ms						
t2	0.1		50	ms						
t3	450			ms						
t4	0 ^{*1}			ms						
t5	0			ms						
t6			*2	ms						
t7	500			ms						
t8	10*3		50	ms						
t9	0			ms						
t10	450			ms						
t11	150			ms						
t2a	10		50	ms						
t2b	0		100	ms						

Note:

(1) t4=0 : concern for residual pattern before BLU turn off.

(2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)


(3) When CMOS Interface signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.



3.7 VCOM Adjust SOP

If you need below pattern or more detail information, please directly contact AUO for engineer service.

3.7.1 VCOM I2C Tuning Step



3.7.2 Flicker Pattern

Dot	1+2Dot	2Dot	V-stripe
Green (L128)	Green (L128)	Green (L128)	Green (L128)
R <mark>G</mark> B R G B R <mark>G</mark> B R G B	R <mark>G</mark> BRGBR <mark>G</mark> BRGB	R <mark>G</mark> BRGBR <mark>G</mark> BRGB	R <mark>G</mark> BRGBR <mark>G</mark> BRGB
R G B R <mark>G</mark> B R G B R <mark>G</mark> B	RGBR <mark>G</mark> BRGBR <mark>G</mark> B	R <mark>G</mark> BRGBR <mark>G</mark> BRGB	R <mark>G</mark> BRGBR <mark>G</mark> BRGB
R <mark>G</mark> B R G B R <mark>G</mark> B R G B	RGBR <mark>G</mark> BRGBR <mark>G</mark> B	RGBR <mark>G</mark> BRGBR <mark>G</mark> B	R <mark>G</mark> BRGBR <mark>G</mark> BRGB
R G B R <mark>G</mark> B R G B R <mark>G</mark> B	R <mark>G</mark> BRGBR <mark>G</mark> BRGB	RGBR <mark>G</mark> BRGBR <mark>G</mark> B	R <mark>G</mark> BRGBR <mark>G</mark> BRGB
R <mark>G</mark> B R G B R <mark>G</mark> B R G B	R <mark>G</mark> BRGBR <mark>G</mark> BRGB	R <mark>G</mark> BRGBR <mark>G</mark> BRGB	R <mark>G</mark> BRGBR <mark>G</mark> BRGB
R G B R <mark>G</mark> B R G B R <mark>G</mark> B	RGBR <mark>G</mark> BRGBR <mark>G</mark> B	R <mark>G</mark> BRGBR <mark>G</mark> BRGB	R <mark>G</mark> BRGBR <mark>G</mark> BRGB
R <mark>G</mark> B R G B R <mark>G</mark> B R G B	RGBR <mark>G</mark> BRGBR <mark>G</mark> B	R G B R <mark>G</mark> B R G B R <mark>G</mark> B	R <mark>G</mark> BRGBR <mark>G</mark> BRGB
R G B R <mark>G</mark> B R G B R <mark>G</mark> B	R <mark>G</mark> BRGBR <mark>G</mark> BRGB	R G B R <mark>G</mark> B R G B R <mark>G</mark> B	R <mark>G</mark> BRGBR <mark>G</mark> BRGB

3.7.3 WP (Write Protect) Disable

	Disable	Enable	Default (NC)
	L	Н	Н
	Н	L	Ĺ

3.7.4 Adjust SOP



Step1 Reset

*	Device Address is (0x7-	4 (7	Bits)				
S	Slave Address	W	A	Index Address 0	А	Control Byte	A	Р
	<u>1 1 1 0 1 0 0</u> 0xE8 Device Address +	0 W		0 0 0 0 0 0 0 0 0 0x00 Control Address		0 0 0 1 0 0 1 0 0x12 Reset + OUT_EN	-	
	Sten2 Read V	co	м					

Step2 Read VCOM

* I	Data = 7Bits											
S	Slave Address	W	А	Index Address 1	A	S	Slave Address	R	А	DATA	NA	Р
	1110100	0		00000001	_		1 1 1 0 1 0 0	1		XXXXXXX	<u>X</u>	
	0xE8 Device Address +	W		0x01 VCOM Address			0xE9 Device Address +	- R		Data		

Step3 Adjust VCOM

* D	VCOM = 8Bits							
S	Slave Address	W	А	Index Address 1	А	DVCOM	А	Р
	<u>1 1 1 0 1 0 0</u> 0xE8	0		000000001 0x01		0000000X~1111111X 0x00~0xFF		
	Device Address +	W		VCOM Address		VCOM value		

Step4 Write VCOM

S	Slave Address	W	А	Index Address 0	А	Control Byte	А	P
	<u>1 1 1 0 1 0 0</u> 0xE8 Device Address +	0 W		0 0 0 0 0 0 0 0 0 0x00 Control Address	Wı	0 0 0 0 1 0 1 0 0x0A rite DAC to NVM+ O	JT_	EN


Step5 Reset

* Device Address is 0x74 (7Bits)

S	Slave Address	W	А	Index Address 0	A	Control Byte	А	Р
	<u>1 1 1 0 1 0 0</u> 0xE8 Device Address +	0 W		0 0 0 0 0 0 0 0 0 0x00 Control Address	_	<u>00010010</u> 0x12 Reset + OUT_EN	_	

3.7.5 Interval of Step to Step

Step to step interval must follow below figure






4. Optical Specification

Optical characteristics are determined after the open cell unit and light source has been 'ON' and stable for approximately 45 minutes in a dark environment at 25 °C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of φ and θ equal to 0°.

Fig.1 presents additional information concerning the measurement equipment and method.



	Parameter	Symbol	Condition		Values		Unit	Notes
	Farameter	Symbol	Condition	Min.	Тур.	Max	Unit	Notes
Contr	ast Ratio	CR		2400	3000			1,2
Surfa	ce Luminance (White)	L _{WH}		280	350		cd/m ²	1,3
Lumii	nance Variation	$\delta_{\text{WHITE}(\text{9P})}$	With AUO Module			1.33		1,4
Resp	onse Time (G to G)	Тγ			6.5		ms	5
Cente	er Transmittance	Т%			5.5		%	8
Color	Chromaticity							6
Red		R _x			0.662			
		R _Y			0.325			
	Green	G _X	With CS-1000T		0.273			1
		G _Y	Standard light source "C"	Turn 0.02	0.597	Turn . 0.02		
	Blue	B _x	Standard light source C	Тур0.03	0.138	Тур.+0.03		
		B _Y			0.094	-		
	White	W _X			0.301			
		W _Y			0.342			
Viewi	ng Angle							7
	x axis, right(φ=0°)	θ _r			89		degree	
20	x axis, left(φ=180°)	θι			89		degree	
	2D y axis, up(φ=90°) y axis, down (φ=270°)	θս	With AUO Module		89		degree	
		θ _d			89		degree	
3D	y axis, up + down	$\theta_{u} + \theta_{d}$		18	22		degree	9
3D cr	oss talk (middle)				1	3	%	

© Copyright AU Optronics Corp. 2013 All Rights Reserved.




- 1. Light source here is the BLU of AUO T500HVD02.0 module.
- 2. Contrast Ratio (CR) is defined mathematically as:

Contrast Ratio= Surface Luminance of L_{on5} Surface Luminance of L_{off5}

 Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 2. L_{WH}=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.

FIG. 2 Luminance




- 4. The variation in surface luminance, δ WHITE is defined (center of Screen) as: $\delta_{WHITE(9P)}$ = Maximum(L_{on1}, L_{on2},...,L_{on9})/ Minimum(L_{on1}, L_{on2},...L_{on9})
- 5. Response time T_Y is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on F_v =60Hz to optimize.

Me	asured			Target		
Respo	onse Time	0%	25%	50%	75%	100%
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of grey (bright) "and "any level of gray (dark)".




FIG.3 Response Time



- 6. Light source here is the standard light source "C" which is defined by CIE and driving voltages are based on suitable gamma voltages. The calculating method is as following :
 - A. Measure the "Module" and "BLU" optical spectrums (W, R, G, B).
 - B. Calculate cell spectrum from "Module" and "BLU" spectrums.
 - C. Calculate color chromaticity by using cell spectrum and the spectrum of standard light source "C".
- 7. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG4.

FIG.4 Viewing Angle





8. Definition of Transmittance (T%):

Transmittance = $\frac{\text{Luminance of LCD module}}{\text{Luminance of backlight}} * 100\%$

During transmittance measurement, the backlight of LCD module contains no brightness enhancement film.

Two diffuser sheets which diffuse the light source uniformly are suggested to use for transmittance measurement.



5. Mechanical Characteristics



6. Packing


6.1 Definition of labels

Open cell shipping label (35*7mm)




- 2. AUO internal use
- 3. Manufactured week
- 4. Model name

Carton Label:





6.2 Packing methods:



Pallet Dimension: 1340*900*140 mm

8 Boxes/Pallet, after stack 8 boxes, then put EPP top cover on it.



7. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD Open Cell unit.

7-1 MOUNTING PRECAUTIONS

(1) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the cell. And the frame on which a cell is mounted should have sufficient strength so that external force is not transmitted directly to the cell.

(2) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.

(3) You should adopt radiation structure to satisfy the temperature specification.

(3) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.

(4) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)

(5) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.

(6) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.

(7) Do not open the case because inside circuits do not have sufficient strength.

7-2 OPERATING PRECAUTIONS

(1) The open cell unit listed in the product specification sheets was designed and manufactured for TV

application

(2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage:

V=±200mV(Over and under shoot voltage)

- (3) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (4) Brightness/transmittance depends on the temperature. (In lower temperature, it becomes lower.) And in

lower temperature, response time (required time that brightness is stable after turned on) becomes longer.

- (5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer
- or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be

done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

7-3 ELECTROSTATIC DISCHARGE CONTROL

Since a open cell unit is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

7-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.



7-5 STORAGE

When storing open cell units as spares for a long time, the following precautions are necessary.

(1) Store them in a dark place. Do not expose the open cell unit to sunlight or fluorescent light. Keep the temperature between 5° C and 35° C at normal humidity.

(2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

7-6 HANDLING PRECAUTIONS FOR PROTECTION FILM OF POLARIZER

The protection film of polarizer is still attached on the surface as you receive open cell units. When the protection film is peeled off, static electricity is easily generated on the polarizer surface. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.