


# LOW POWER SCHOTTKY INTEGRATED CIRCUITS




67C 16250 D T-46-09-05


## SERIAL-IN PARALLEL-OUT SHIFT REGISTER

### DESCRIPTION

The T54LS164/T74LS164 is a 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AND gate synchronous with the LOW to HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register setting all outputs LOW independent of the clock. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all SGS TTL products.



- TYPICAL SHIFT FREQUENCY OF 35 MHz
- ASYNCHRONOUS MASTER RESET
- GATED SERIAL DATA INPUT
- FULLY SYNCHRONOUS DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE




### PIN NAMES

A, B	Data input
CP	Clock (Active HIGH Going Edge) Input
MR	Master Reset (Active LOW) Input
Q <sub>0</sub> -Q <sub>7</sub>	Outputs



**LOGIC SYMBOL AND LOGIC DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS**


Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	-0.5 to 7	V
$V_I$	Input Voltage, Applied to Input	-0.5 to 15	V
$V_O$	Output Voltage, Applied to Output	-0.5 to 10	V
$I_I$	Input Current, Into Inputs	-30 to 5	mA
$I_O$	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**GUARANTEED OPERATING RANGES**

Part Numbers	Supply Voltage			Temperature
	Min	Typ	Max	
T54LS164D2	4.5 V	5.0 V	5.5 V	-55°C to +125°C
T74LS164XX	4.75 V	5.0 V	5.25 V	0°C to +70°C

XX = package type.



**FUNCTIONAL DESCRIPTION**

The LS164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH, or both inputs connected together.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q<sub>0</sub> the logical AND of the two inputs (A•B) that existed before the rising clock edge. A LOW level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.


**TRUTH TABLE**

OPERATING MODE	INPUTS			OUTPUTS	
	MR	A	B	Q <sub>0</sub>	Q <sub>1</sub> -Q <sub>7</sub>
Reset (Clear)	L	X	X	L	L-L
Shift	H	l	l	L	Q <sub>0</sub> -Q <sub>6</sub>
	H	l	h	L	Q <sub>0</sub> -Q <sub>6</sub>
	H	h	l	L	Q <sub>0</sub> -Q <sub>6</sub>
	H	h	h	H	Q <sub>0</sub> -Q <sub>6</sub>

L (l) = LOW Voltage Levels  
 H (h) = HIGH Voltage Levels  
 X = Don't Care  
 q<sub>n</sub> = Lower case letters indicate the state of the referenced input or output one set-up time prior to the LOW to HIGH clock transition.

**AC WAVEFORMS**

Fig. 1 - Clock to Output Delays and Clock Pulse Width



Conditions: MR = H

Fig. 2 - Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time





Fig. 3 - Data Set-up and Hold Time



\* The shaded areas indicate when the input is permitted to change for predictable output performance

T54LS164

T74LS164

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE


Symbol	Parameter	Limits			Test Conditions (Note 1)	Units
		Min.	Typ.	Max.		
$V_{IH}$	Input HIGH Voltage	2.0			Guaranteed input HIGH Voltage for all Inputs	V
$V_{IL}$	Input LOW Voltage	54		0.7	Guaranteed input LOW Voltage for all Inputs	V
		74		0.8		
$V_{CD}$	Input Clamp Diode Voltage		-0.65	-1.5	$V_{CC} = \text{MIN}, I_{IN} = -18\text{mA}$	V
$V_{OH}$	Output HIGH Voltage	54	2.5	3.4	$V_{CC} = \text{MIN}, I_{OH} = -400\mu\text{A}, V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	V
		74	2.7	3.4		
$V_{OL}$	Output LOW Voltage	54,74		0.25	$I_{OL} = 4.0\text{mA}$	V
		74		0.35	$I_{OL} = 8.0\text{mA}$	
$I_{IH}$	Input HIGH Current			20	$V_{CC} = \text{MAX}, V_{IN} = 2.7\text{V}$	$\mu\text{A}$ mA
				0.1	$V_{CC} = \text{MAX}, V_{IN} = 7.0\text{V}$	
$I_{IL}$	Input LOW Current			-0.4	$V_{CC} = \text{MAX}, V_{IN} = 0.4\text{V}$	mA
$I_{OS}$	Output Short Circuit Current (Note 2)	-20		-100	$V_{CC} = \text{MAX}, V_{OUT} = 0\text{V}$	mA
$I_{CC}$	Power Supply Current (Note 3)		16	27	$V_{CC} = \text{MAX}$	mA

AC CHARACTERISTICS:  $T_A = 25^\circ\text{C}$ 

Symbol	Parameter	Limits			Test Conditions	Units
		Min.	Typ.	Max.		
$f_{MAX}$	Maximum Clock Frequency	25	36		Fig. 1	MHz
$t_{PLH}$	Propagation Delay, Positive-Going Clock to Outputs		17	27	Fig. 1	ns
$t_{PHL}$			21	32		
$t_{PHL}$	Propagation Delay, Negative-Going MR to Outputs		24	36	Fig. 2	ns

## Notes:

- 1) Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2) Not more than one output should be shorted at a time.
- 3)  $I_{CC}$  is measured with outputs open serial input at 2.4V, and a momentary ground, then 4.5V applied to clear.
- 4) Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $T_A = 25^\circ\text{C}$ .





AC SET-UP REQUIREMENTS:  $T_A = 25^\circ\text{C}$



Symbol	Parameter	Limits			Test Conditions	Units
		Min.	Typ.	Max.		
$t_s$	Set-Up Time, A or B Input to Positive-Going CP	15			Fig. 3	ns
$t_h$	Hold Time, A or B Input to Positive-Going CP	5			Fig. 3	ns
$t_{wCP(H)}$	CP Pulse Width (HIGH)	20			Fig. 1	ns
$t_{wCP(L)}$	CP Pulse Width (LOW)	20			Fig. 1	ns
$t_{wMR(L)}$	MR Pulse Width (LOW)	20			Fig. 2	ns
$t_{rec}$	Recovery Time, Positive-Going MR to Positive-Going CP	20			Fig. 2	ns

$V_{CC} = 5.0V$   
 $C_L = 15pF$



### 14-LEAD PLASTIC DIP



### 14-LEAD CERAMIC DIP



### 16-LEAD PLASTIC DIP





# Packages

67C 16545



D

T-90-20



## 16-LEAD CERAMIC DIP





## 20-LEAD PLASTIC DIP





## 20-LEAD CERAMIC DIP





24-LEAD PLASTIC DIP



24-LEAD CERAMIC DIP



CHIP CARRIER 20 LEAD PLASTIC







# Packages

67C 16547



D

T-90-20

## 14-LEAD PLASTIC DIP MICROPACKAGE



## 16-LEAD PLASTIC DIP MICROPACKAGE



NOTE: FOR 20-LEAD PLASTIC DIP MICROPACKAGE CONTACT SGS